

S3 Family 8-Bit Microcontrollers

S3F80QB MCU

Product Specification

PS030802-0115

PRELIMINARY



Copyright ©2015 Zilog[®], Inc. All rights reserved. www.zilog.com





ii

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2015 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

S3 and Z8 are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



Revision History

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

Date	Revision Level	Description	Page
Jan 2015	02	Updated the Third Parties for Development Tools section; established chapter/ section numbering for usability.	21-8
Mar 2014	01	Original Zilog issue. Corrected pin circuit diagrams, Figures 1-5 through 1-11; added "H" hex valuator consistent to industry standards, Table 2-2; corrected hex address of FRT Control Register from FEH to FCH; changed "First interrupt" to "Fast interrupt", Figure 6-1; deleted "bit [7]" from SED &R bullet.	1-10 4-4, 4-13 6-5 8-1
Aug 2013	1.10	First release; includes 44-pin QFP package.	
Mar 2013	1.00	Second draft.	
Oct 2012	0.00	Preliminary spec for internal release only.	



Chip Handling Guide

Precaution Against Electrostatic Discharge

When handling semiconductor devices, be sure that the environment is protected against static electricity.

- 1. Operators should wear anti-static clothing and use earth band.
- 2. All objects that come in direct contact with devices should be made of materials that do not produce static electricity that would cause damage.
- 3. Equipment and work table must be earthed.
- 4. Ionizer is recommended to remove electron charge.

Contamination

Be sure to use semiconductor products in the environment that may not be exposed to dust or dirt adhesion.

Temperature/Humidity

Semiconductor devices are sensitive to environment temperature and humidity. High temperature or humidity may deteriorate semiconductor device's characteristics. Therefore avoid storage or use in such conditions.

Mechanical Shock

Care should be exercised not to apply excessive mechanical shock or force on semiconductor device.

Chemical

Do not expose semiconductor device to chemical because reaction to chemical may cause deterioration of device characteristics.

Light Protection

In case of non-EMC (Epoxy Molding Compound) package, do not expose semiconductor IC to strong light. It may cause device's malfunction. (But, some special products which utilize the light or have security function are excepted from this guide)

Radioactive, Cosmic and X-ray

Semiconductor devices can be influenced by radioactive, cosmic ray or X-ray. Radioactive, cosmic and X-ray may cause soft error during device operation. Therefore semiconductor devices must be shielded under environment that may be exposed to radioactive, cosmic ray or X-ray.

EMS (Electromagnetic Susceptibility)

Note that semiconductor device's characteristics may be affected by strong electromagnetic wave or magnetic field during operation under insufficient PCB circuit design for EMS.



Table of Contents

Chip Handling Guide	
List of Figures	
List of Tables	
List of Examples	xvii
1 Product Overview	
1.1 S3F8-Series Microcontrollers	
1.2 S3F80QB Microcontroller	
1.3 Features	
1.4 Block Diagram (44-Pin Package)	
1.5 Pin Assignments	
1.6 Pin Circuits	
2 Address Space	
2.1 Overview	2-1
2.2 Program Memory	
2.2.1 Smart Option	
2.3 Register Architecture	
2.3.1 Register Page Pointer (PP)	
2.3.2 Register Set 1	
2.3.3 Register Set 2	
2.3.4 Prime Register Space	
2.3.5 Working Registers	
2.3.6 Using the Register Pointers	
2.4 Register Addressing	
2.4.1 Common Working Register Area (C0H–CFH)	
2.4.2 4-Bit Working Register Addressing	
2.4.3 8-Bit Working Register Addressing	
2.5 System and User Stacks	
2.5.1 Stack Operations	
2.5.2 User-Defined Stacks	
2.5.3 Stack Pointers (SPL)	
3 Addressing Modes	
3.1 Overview	
3.1.1 Register Addressing Mode (R)	
3.1.2 Indirect Register Addressing Mode (IR)	
3.1.3 Indexed Addressing Mode (X)	
3.1.4 Direct Address Mode (DA)	
3.1.5 Indirect Address Mode (IA)	
3.1.6 Relative Address Mode (RA)	
3.1.7 Immediate Mode (IM)	



4 Control Registers	4-1
4.1 Overview	4-1
4.1.1 BTCON: Basic Timer Control Register (D3H, Set1, Bank0)	
4.1.2 CACON: Counter A Control Register (F3H, Set1, Bank0)	
4.1.3 CLKCON: System Clock Control Register (D4H, Set1, Bank0)	
4.1.4 EMT: External Memory Timing Register (NOTE) (FEH, Set1, Bank0)	
4.1.5 FLAGS: System Flags Register (D5H, Set1, Bank0)	
4.1.6 FMCON: Flash Memory Control Register (EFH, Set1, Bank1)	
4.1.7 FMSECH: Flash Memory Sector Address Register (High Byte) (ECH, Set1, Bank1)	
4.1.8 FMSECL: Flash Memory Sector Address Register (Low Byte) (EDH, Set1, Bank1)	4-12
4.1.9 FMUSR: Flash Memory User Programming Enable Register (EEH, Set1, Bank1)	
4.1.10 FRTCON: FRT Control Register (FCH, Set1, Bank1)	
4.1.11 IMR: Interrupt Mask Register (DDH, Set1, Bank0)	
4.1.12 IPH: Instruction Pointer (High Byte) (DAH, Set1, Bank0)	4-15
4.1.13 IPL: Instruction Pointer (Low Byte) (DBH, Set1, Bank0)	4-15
4.1.14 IPR: Interrupt Priority Register (FFH, Set1, Bank0)	4-16
4.1.15 IRQ: Interrupt Request Register (DCH, Set1, Bank0)	4-17
4.1.16 LVDCON: LVD Control Register (E0H, Set1, Bank1)	4-18
4.1.17 LVDSEL: LVD Flag Level Selection Register (F1H, Set1, Bank1)	4-19
4.1.18 P0CONH: Port 0 Control Register (High Byte) (E8H, Set1, Bank0)	
4.1.19 P0CONL: Port 0 Control Register (Low Byte) (E9H, Set1, Bank0)	
4.1.20 P0INT: Port 0 External Interrupt Enable Register (F1H, Set1, Bank0)	
4.1.21 P0PND: Port 0 External Interrupt Pending Register (F2H, Set1, Bank0)	
4.1.22 P0PUR: Port 0 Pull-Up Resistor Enable Register (E7H, Set1, Bank0)	
4.1.23 P1CONH: Port 1 Control Register (High Byte) (EAH, Set1, Bank0)	
4.1.24 P1CONL: Port 1 Control Register (Low Byte) (EBH, Set1, Bank0)	
4.1.25 P1OUTPU: Port 1 Output Pull-Up Resistor Enable Register (F2H, Set1, Bank1)	
4.1.26 P2CONH: Port 2 Control Register (High Byte) (ECH, Set1, Bank0)	
4.1.27 P2CONL: Port 2 Control Register (Low Byte) (EDH, Set1, Bank0)	
4.1.28 P2INT: Port 2 External Interrupt Enable Register (E5H, Set1, Bank0)	
4.1.29 P2OUTMD: Port 2 Output Mode Selection Register (F3H, Set1, Bank1)	
4.1.30 P2PND: Port 2 External Interrupt Pending Register (E6H, Set1, Bank0)	
4.1.31 P2PUR: Port 2 Pull-Up Resistor Enable Register (EEH, Set1, Bank0)	
4.1.32 P3CON: Port 3 Control Register (EFH, Set1, Bank0)	
4.1.33 P345CON: Port3[4:5] Control Register (E1H, Set1, Bank1) 4.1.34 P3OUTPU: Port 3 Output Pull-Up Resistor Enable Register (F4H, Set1, Bank1)	
4.1.35 P4CON: Port 4 Control Register (F0H, Set1, Bank0)	
4.1.36 P4CON: Port 4 Control Register (For, Set1, Banko)	
4.1.37 P4CONL: Port 4 Control Register (Low Byte) (E2H, Set1, Bank1)	
4.1.38 P4OUTPU: Port 4 Output Pull-Up Resistor Enable Register (F5H, Set1, Bank1)	
4.1.39 PP: Register Page Pointer (DFH, Set1, Bank0)	
4.1.40 RESETID: Reset Source Indicating Register (F0H, Set1, Bank1)	
4.1.41 RP0: Register Pointer 0 (D6H, Set1, Bank0)	
4.1.42 RP1: Register Pointer 1 (D7H, Set1, Bank0)	
4.1.43 SPL: Stack Pointer (Low Byte) (D9H, Set1, Bank0)	
4.1.44 SPICON: SPI Control Register (E9H, Set1, Bank1)	
4.1.45 SPISTAT: SPI Status Register (EAH, Set1, Bank1)	
4.1.46 STOPCON: Stop Control Register (FBH, Set1, Bank0)	
4.1.47 SYM: System Mode Register (DEH, Set1, Bank0)	
4.1.48 T0CON: Timer 0 Control Register (D2H, Set 1, Bank0)	
4.1.49 T1CON: Timer 1 Control Register (FAH, Set1, Bank0)	
4.1.50 T2CON: Timer 2 Control Register (E8H, Set1, Bank1)	4-53

5 Interrupt Structure	5-1
5.1 Overview	
5.1.1 Levels	
5.1.2 Vectors	
5.1.3 Sources	
5.1.4 Interrupt Types	
5.1.5 Interrupt Vector Addresses	
5.1.6 Enable/Disable Interrupt Instructions (EI, DI)	
5.1.7 Interrupt Processing Control Points	
5.1.8 Peripheral Interrupt Control Registers	
5.1.9 System Mode Register (SYM)	
5.1.10 Interrupt Mask Register (IMR)	
5.1.11 Interrupt Priority Register (IPR)	
5.1.12 Interrupt Request Register (IRQ)	
5.1.13 Interrupt Pending Function Types	
5.1.14 Interrupt Source Polling Sequence	
5.1.15 Interrupt Service Routines	
5.1.16 Generating Interrupt Vector Addresses	
5.1.17 Nesting of Vectored Interrupts	
5.1.18 Instruction Pointer (IP)	
5.1.19 Fast Interrupt Processing	
6 Instruction Set	6-1
6.1 Overview	6-1
6.1.1 Data Types	
6.1.2 Register Addressing	
6.1.3 Addressing Modes	
6.1.4 Instruction Group Summary	
6.2 Flags Register (FLAGS)	
6.3 Flag Descriptions	
6.4 Instruction Set Notation	
6.5 Condition Codes	
6.6 Instruction Descriptions	
6.6.1 ADC-Add with Carry	
6.6.2 ADD-Add	
6.6.3 AND-Logical AND	
6.6.4 BAND-Bit AND	
6.6.5 BCP-Bit Compare	
6.6.6 BITC-Bit Complement	
6.6.7 BITR-Bit Reset	
6.6.8 BITS-Bit Set	
6.6.9 BOR-Bit OR	
6.6.10 BTJRF-Bit Test, Jump Relative on False	
6.6.11 BTJRT-Bit Test, Jump Relative on True	
6.6.12 BXOR-Bit XOR	
6.6.13 CALL-Call Procedure	6-25
6.6.14 CCF-Complement Carry Flag	
6.6.15 CLR-Clear	
6.6.16 COM-Complement	6-28
6.6.17 CP-Compare	
6.6.18 CPIJE-Compare, Increment, and Jump on Equal	
6.6.19 CPIJNE-Compare, Increment, and Jump on Non-Equal	
6.6.20 DA-Decimal Adjust	
6.6.21 DEC-Decrement	6-34

6.6.22 DECW-Decrement Word	6-35
6.6.23 DI-Disable Interrupts	
6.6.24 DIV-Divide (Unsigned)	
6.6.25 DJNZ-Decrement and Jump if Non-Zero	
6.6.26 EI-Enable Interrupts	
6.6.27 ENTER-Enter	
6.6.28 EXIT-Exit	
6.6.29 IDLE-Idle Operation	
6.6.30 INC-Increment	
6.6.31 INCW-Increment Word	
6.6.32 IRET-Interrupt Return	
6.6.33 JP-Jump	
6.6.34 JR-Jump Relative	
6.6.35 LD-Load	
6.6.36 LDB-Load Bit	
6.6.37 LDC/LDE-Load Memory	
6.6.38 LDCD/LDED-Load Memory and Decrement	
6.6.39 LDCI/LDEI-Load Memory and Increment	
6.6.40 LDCPD/LDEPD-Load Memory with Pre-Decrement	
6.6.41 LDCPI/LDEPI-Load Memory with Pre-Increment	
6.6.42 LDW-Load Word	
6.6.43 MULT-Multiply (Unsigned)	
6.6.44 NEXT-Next	
6.6.45 NOP-No Operation	
6.6.46 OR-Logical OR	
6.6.47 POP-Pop from Stack	6-62
6.6.48 POPUD-Pop User Stack (Decrementing)	6-63
6.6.49 POPUI-Pop User Stack (Incrementing)	6-64
6.6.50 PUSH-Push to Stack	
6.6.51 PUSHUD-Push User Stack (Decrementing)	6-66
6.6.52 PUSHUI-Push User Stack (Incrementing).	
6.6.53 RCF-Reset Carry Flag	
6.6.54 RET-Return	
6.6.55 RL-Rotate Left	
6.6.56 RLC-Rotate Left through Carry	
6.6.57 RR-Rotate Right	
6.6.58 RRC-Rotate Right through Carry	
6.6.59 SB0-Select Bank 0	
6.6.60 SB1-Select Bank 1	
6.6.61 SBC-Subtract with Carry	
6.6.62 SCF-Set Carry Flag	
6.6.63 SRA-Shift Right Arithmetic.	
6.6.64 SRP/SRP0/SRP1-Set Register Pointer	
6.6.65 STOP-Stop Operation	
6.6.66 SUB-Subtract	
6.6.67 SWAP-Swap Nibbles	
6.6.68 TCM-Test Complement under Mask	
6.6.69 TM-Test under Mask	
6.6.70 WFI-Wait for Interrupt	
6.6.71 XOR-Logical Exclusive OR	6-86
7 Clock, Power and Reset Circuits	7-1
7.1 Overview	7 4
7.1.1 System Clock Circuit	



7.1.2 Clock Status during Power-Down Modes	7-3
7.1.3 System Clock Control Register (CLKCON)	7-4

8.1 Overview	
8.2 Reset Mechanism	
8.2.1 External Reset Pin	
8.2.2 Watch Dog Timer Reset	
8.2.3 LVD Reset	
8.3 Internal Power-On Reset	
8.4 External Interrupt Reset	
8.5 Stop Error Detection & Recovery	
8.6 External Reset Pin	
8.7 Power-Down Modes	
8.7.1 IDLE Mode	
8.7.2 IDLE Mode Release	
8.7.3 Backup Mode	
8.7.4 Stop Mode	
8.8 Sources to Release Stop Mode	
8.8.1 Using nRESET Pin to Release Stop Mode	
8.8.2 Using IPOR to Release Stop Mode	
8.8.3 Using an FRT Interrupt to Release Stop Mode	
8.8.4 Using an External Interrupt to Release Stop Mode	
8.8.5 SED & R (Stop Error Detect and Recovery)	
8.9 System Reset Operation	
8.10 Hardware Reset Values	
8.11 Recommendation for Unusued Pins	
8.12 Summary Table of Backup Mode, Stop Mode and Reset Status	
9 I/O Ports 9.1 Overview 9.2 Port Data Registers	
9.3 Pull-Up Resistor Enable Registers	
10 Basic Timer and Timer 0	
10.1 Overview	10-1
10.1.1 Basic Timer (BT)	
10.1.2 Basic Timer Control Register (BTCON)	
10.1.3 Timer 0 Control Register (T0CON)	
11 Timer 1	
11.1 Overview	
11.1.1 Timer 1 Overflow Interrupt	
11.1.2 Timer 1 Capture Interrupt	
11.1.3 Timer 1 Match Interrupt	
11.1.4 Timer 1 Control Register (T1CON)	
12 Counter A	
12.1 Overview	
12.1.1 Counter A Control Register (CACON)	
12.1.2 Counter a Pulse Width Calculations	



13 Timer 2	
13.1 Overview	
13.1.1 Timer 2 Overflow Interrupt	
13.1.2 Timer 2 Capture Interrupt	
13.1.3 Timer 2 Match Interrupt	
13.1.4 Timer 2 Control Register (T2CON)	
14 Embedded Flash Memory Interface	14-1
14.1 Overview	
14.1.1 Flash ROM Configuration	
14.1.2 User Program Mode	
14.2 ISP [™] (On-Board Programming) Sector	
14.2.1 Smart Option	
14.2.2 ISP Reset Vector and ISP Sector Size	
14.3 Flash Memory Control Registers (User Program Mode)	
14.3.1 Flash Memory Control Register (FMCON)	
14.3.2 Flash Memory User Programming Enable Register (FMUSR)	
14.3.3 Flash Memory Sector Address Registers	
14.4 Sector Erase	
14.4.1 The Sector Erase Procedure in User Program Mode	
14.5 Programming	
14.6 Reading	
14.7 Hard Lock Protection	
15 Low Voltage Detector	
15.1 Overview	
15.1.1 LVD	
15.1.2 LVD Flag	
15.1.3 Low Voltage Detector Control Register (LVDCON)	
15.1.4 Low Voltage Detector Flag Selection Register (LVDSEL)	
16 SPI-Serial Peripheral Interface	
16.1 Overview	
16.1.1 Operation as an SPI Master	
16.1.2 Master SCK Selection	
16.1.3 Operation as an SPI Slave	
16.1.4 SPI Status and Control	
16.1.5 SPI Interrupt	
16.1.6 SPI System Errors	
16.1.7 SPI Control Register (SPICON)	
16.1.8 SPI Status Register (SPISTAT)	
16.1.9 SPI Data Register (SPIDATA)	
17 FRT 17-1	
17.1 Overview	
17.1.1 FRT Match Interrupt	
17.1.2 FRT Control Register (FRTCON)	
18 Electrical Data	
18.1 Overview	18-1
18.2 Absolute Maximum Ratings	
	-



18.4 A.C. Electrical Characteristics	
18.5 Oscillation Characteristics	
18.6 Peripheral functions characteristics	
18.7 Internal memory characteristics	
18.8 ESD characteristics	
19 Mechanical Data	
19.1 Overview	
20 S3F80QB Flash MCU	
20.1 Overview	
20.2 Pin Assignments (44-Pin ELP and QFP Package)	
20.2.1 Test Pin Voltage	
20.2.2 Operating Mode Characteristics	
21 Development Tools	
21.1 Overview	
21.1.1 Target Boards	
21.1.2 Programming Socket Adapter	
21.1.3 Development System Configuration	
21.1.4 TB80Q0 Target Board	
21.1.5 Third Parties for Development Tools	
21.1.6 In-Circuit Emulators	
21.1.7 OTP/MTP Programmers	



List of Figures

Figure Number Title

Page Number

	Dis als Dis arrays (44 Dis)	4 5
Figure 1-1	Block Diagram (44-Pin)	
Figure 1-2	Pin Assignment Diagram (44-Pin ELP Package)	
Figure 1-3	Pin Assignment Diagram (44-Pin QFP Package)	
Figure 1-4	Pin Circuit Type 1 (Port 0)	
Figure 1-5	Pin Circuit Type 2 (Port 1, Port 4, P3.4 and P3.5)	
Figure 1-6	Pin Circuit Type 3 (Port 2.0 to 2.3)	
Figure 1-7	Pin Circuit Type 4 (Port 2.4 to 2.7)	
Figure 1-8	Pin Circuit Type 5 (P3.0)	
Figure 1-9	Pin Circuit Type 6 (P3.1)	
Figure 1-10	Pin Circuit Type 7 (P3.2 and P3.3)	
Figure 1-11	Pin Circuit Type 8 (nRESET)	
Figure 2-1	Program Memory Address Space	
Figure 2-2	Smart Option	
Figure 2-3	Internal Register File Organization	
Figure 2-4	Register Page Pointer (PP)	
Figure 2-5	Set 1, Set 2 and Prime Area Register Map	
Figure 2-6	8 Byte Working Register Areas (Slices)	
Figure 2-7	Contiguous 16 Byte Working Register Block	
Figure 2-8	Non-Contiguous 16 Byte Working Register Block	
Figure 2-9	16-Bit Register Pair	
Figure 2-10	Register File Addressing	
Figure 2-11	Common Working Register Area	
Figure 2-12	4-Bit Working Register Addressing	
Figure 2-13	4-Bit Working Register Addressing Example	
Figure 2-14	8-Bit Working Register Addressing	
Figure 2-15	8-Bit Working Register Addressing Example	
Figure 2-16	Stack Operations	
Figure 3-1	Register Addressing	
Figure 3-2	Working Register Addressing	
Figure 3-3	Indirect Register Addressing to Register File	
Figure 3-4	Indirect Register Addressing to Program Memory	
Figure 3-5	Indirect Working Register Addressing to Register File	
Figure 3-6	Indirect Working Register Addressing to Program or Data Memory	
Figure 3-7	Indexed Addressing to Register File	
Figure 3-8	Indexed Addressing to Program or Data Memory with Short Offset	
Figure 3-9	Indexed Addressing to Program or Data Memory	
Figure 3-10	Direct Addressing for Load Instructions	
Figure 3-11	Direct Addressing for Call and Jump Instructions	
Figure 3-12	Indirect Addressing	
Figure 3-13	Relative Addressing	
Figure 3-14	Immediate Addressing	



Figure 4-1	Register Description Format	
Figure 5-1	S3C8/S3F8-Series Interrupt Types	
Figure 5-2	S3F80QB Interrupt Structure	
Figure 5-3	ROM Vector Address Area	
Figure 5-4	Interrupt Function Diagram	
Figure 5-5	System Mode Register (SYM)	
Figure 5-6	Interrupt Mask Register (IMR)	
Figure 5-7	Interrupt Request Priority Groups	
Figure 5-8	Interrupt Priority Register (IPR)	
Figure 5-9	Interrupt Request Register (IRQ)	
Figure 6-1	System Flags Register (FLAGS)	6-5
Figure 7-1	Main Oscillator Circuit (External Crystal or Ceramic Resonator)	7-2
Figure 7-2	External Clock Circuit	
Figure 7-3	System Clock Circuit Diagram	
Figure 7-4	System Clock Control Register (CLKCON)	
Figure 7-5	Power Circuit (VDD)	
Figure 7-6	nRESET Circuit	
Figure 7-7	Guide Line of Chip Operating Voltage	
i iguio i i		
Figure 8-1	Reset Sources of the S3F80QB	
Figure 8-2	Reset Block Diagram of the S3F80QB	
Figure 8-3	Reset Block Diagram by LVD for the S3F80QB in Stop Mode	
Figure 8-4	Timing Diagram for Internal Power-On Reset Circuit	
Figure 8-5	Reset Timing Diagram for the S3F80QB in Stop Mode by IPOR	
Figure 8-6	Block Diagram for Backup Mode	
Figure 8-7	Timing Diagram for Backup Mode Input and Released by LVD	
Figure 8-8	Timing Diagram for Backup Mode Input in Stop Mode	8-10
Figure 9-1	S3F80QB I/O Port Data Register Format	
Figure 9-2	Pull-Up Resistor Enable Registers (Port 0 and Port 2 Only)	
Figure 10-1	Basic Timer Control Register (BTCON)	10-2
Figure 10-2	Timer 0 Control Register (T0CON)	10-5
Figure 10-3	Timer 0 Data Register (T0DATA)	
Figure 10-4	Simplified Timer 0 Function Diagram: Interval Timer Mode	
Figure 10-5	Simplified Timer 0 Function Diagram: PWM Mode	
Figure 10-6	Simplified Timer 0 Function Diagram: Capture Mode	
Figure 10-7	Basic Timer and Timer 0 Block Diagram	
Figure 11-1	Simplified Timer 1 Function Diagram: Capture Mode	
Figure 11-2	Simplified Timer 1 Function Diagram: Interval Timer Mode	
Figure 11-3	Timer 1 Block Diagram	
Figure 11-4	Timer 1 Control Register (T1CON)	
Figure 11-5	Timer 1 Registers (T1CNTH, T1CNTL, T1DATAH, T1DATAL)	
Figure 12-1	Counter A Block Diagram	10 0
Figure 12-1 Figure 12-2	Counter A Control Register (CACON)	
Figure 12-2 Figure 12-3	Counter A Registers	
Figure 12-3 Figure 12-4	Counter A Registers Counter A Output Flip-Flop Waveforms in Repeat Mode	
		12-5
Figure 13-1	Simplified Timer 2 Function Diagram: Capture Mode	
Figure 13-2	Simplified Timer 2 Function Diagram: Interval Timer Mode	



Figure 13-3 Figure 13-4 Figure 13-5	Timer 2 Block Diagram Timer 2 Control Register (T2CON) Timer 2 Registers (T2CNTH, T2CNTL, T2DATAH, T2DATAL)	13-5
Figure 14-1 Figure 14-2	Program Memory Address Space	14-2
Figure 14-3	Flash Memory Control Register (FMCON)	14-6
Figure 14-4	Flash Memory User Programming Enable Register (FMUSR)	14-6
Figure 14-5	Flash Memory Sector Address Register (FMSECH)	
Figure 14-6	Flash Memory Sector Address Register (FMSECL)	
Figure 14-7	Sector Configurations in User Program Mode	14-8
Figure 14-8	Sector Erase Flowchart in User Program Mode	14-9
Figure 14-9	Byte Program Flowchart in a User Program Mode1	4-13
Figure 14-10	Program Flowchart in a User Program Mode1	4-14
Figure 15-1	Low Voltage Detect (LVD) Block Diagram	15-3
Figure 15-2	Low Voltage Detect Control Register (LVDCON)	
Figure 15-3	Low Voltage Detect Flag Selection Register (LVDSEL)	
Figure 16-1	SPI Block Diagram	16-2
Figure 16-2	SPI Data Timing	
Figure 16-3	SPI Control Register (SPICON)	
Figure 16-4	SPI Status Register (SPISTAT)	16-0
Figure 16-5	SPI Data Register (SPIDATA)	16-9
- -		47.0
Figure 17-1	FRT Block Diagram	
Figure 17-2	FRT Control Register (FRTCON)	
Figure 17-3	FRT Registers (FRTCNT0 to FRTCNT2, FRTDAT0 to FRT2)	17-4
Figure 18-1	Input Timing for External Interrupts (Port 0 and Port 2)	
Figure 18-2	Input Timing for Reset (nRESET Pin)	
Figure 18-3	Operating Voltage Range of S3F80QB	
Figure 18-4	Stop Mode to Normal Mode Timing Diagram[1]1	
Figure 18-5	Stop Mode to Normal Mode Timing Diagram[2]1	8-11
Figure 19-1	44-Pin ELP Package Dimension	19-2
Figure 19-2	44-Pin QFP Package Dimension	19-3
Figure 20-1	Pin Assignment Diagram (44-Pin ELP and QFP Package)	20-1
Figure 21-1	Development System Configuration	21-2
Figure 21-2	TB80Q0 Target Board Configuration	
Figure 21-3	50-Pin Connector Pin Assignment for user System	
Figure 21-4	TB80Q0 Probe Adapter Cable	



List of Tables

Table Number	Title	Page Number
Table 1-1	Pin Descriptions of 44-ELP/44-QFP	
Table 2-1	The Summary of S3F80QB Register Type	2-5
Table 4-1	Mapped Registers (Bank0, Set1)	
Table 4-2	Mapped Registers (Bank1, Set1)	
Table 4-3	Each Function Description and Pin Assignment of P3CON	
Table 5-1	S3F80QB Interrupt Vectors	
Table 5-2	Interrupt Control Register Overview	
Table 5-3	Vectored Interrupt Source Control and Data Registers	
Table 6-1	Instruction Group Summary	
Table 6-2	Flag Notation Conventions	
Table 6-3	Instruction Set Symbols	
Table 6-4	Instruction Notation Conventions	
Table 6-5	OPCODE Quick Reference (0–7)	
Table 6-6	OPCODE Quick Reference (8–F)	
Table 6-7	Condition Codes	6-11
Table 7-1	Falling and Rising Time of Operating Voltage	7-6
Table 8-1	Reset Condition in Stop Mode	
Table 8-2	Set 1, Bank 0 Register Values after Reset	
Table 8-3	Set 1, Bank 1 Register Values after Reset	
Table 8-4	Reset Generation According to the Condition of Smart Option	
Table 8-5	Guideline for Unused Pins to Reduced Power Consumption	
Table 8-6	Summary of Each Mode	
Table 9-1	S3F80QB Port Configuration Overview (44-ELP/44-QFP)	
Table 9-2	Port Data Register Summary	
Table 14-1	ISP Sector Size	
Table 14-2	Reset Vector Address	
Table 15-1	LVD Enable Time	
Table 16-1	SPI Pin Assignment	
Table 16-2	SCK Rate Selection	
Table 18-1	Absolute Maximum Ratings	
Table 18-2	D.C. Electrical Characteristics	
Table 18-3	Input Width for External Interrupts and nRESET	
Table 18-4	Input/Output Capacitance	



Table 18-5	Oscillation Characteristics	
Table 18-6	Oscillation Stabilization Time	
Table 18-7	Ring Oscillator Characteristics	
Table 18-8	Characteristics of Low Voltage Detect Circuit	
Table 18-9	LVD Enable Time	
Table 18-10	Power On Reset Circuit	
Table 18-11	Falling and Rising Rate of Operating Voltage (R _{VF} , R _{VR})	
Table 18-12	SPI Interface Transmit/Receive Timing Constants	
Table 18-13	Data Retention Supply Voltage in Stop Mode	
Table 18-14	AC Electrical Characteristics for Internal Flash ROM	
Table 18-15	ESD Characteristics	
Table 20-1	Descriptions of Pins Used to Read/Write/Erase the Flash in Tool Program Mode	
Table 20-2	Operating Mode Selection Criteria	



List of Examples

Example Number	Title Pag Numb	
Example 2-1 Example 2-2 Example 2-3 Example 2-4	Setting the Register Pointers 2-1 Using the RPs to Calculate the Sum of a Series of Registers 2-1 Addressing the Common Working Register Area 2-1 Standard Stack Operations Using PUSH and POP 2-2	12 16
Example 8-1	Programming Tip-To Enter Stop Mode8-1	1
Example 10-1 Example 10-2	Configuring the Basic Timer	
Example 12-1 Example 12-2	To Generate 38 kHz, 1/3 Duty Signal through P3.112 To Generate A One-Pulse Signal through P3.112	
Example 14-1 Example 14-2 Example 14-3 Example 14-4	Sector Erase	15 17





Product Overview

1.1 S3F8-Series Microcontrollers

Zilog's S3F8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various Flash memory ROM sizes.

Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupts
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum four CPU clocks) can be assigned to specific interrupt levels.

1.2 S3F80QB Microcontroller

The S3F80QB single-chip CMOS microcontroller is fabricated using a highly advanced CMOS process and is based on Zilog's newest CPU architecture.

The S3F80QB is the microcontroller which has 63 Kbyte Flash Memory ROM.

Using a proven modular design approach, Zilog engineers developed S3F80QB by integrating the following peripheral modules with the powerful SAM8 RC core:

- Internal LVD circuit and 16-bit programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
- One 8-bit Timer/counter with three operating modes.
- Two 16-bit timer/counters with selectable operating modes.
- One 8-bit counter with auto-reload function and one-shot or repeat control.
- One 24-bit free running timer.
- One 8-bit SPI

The S3F80QB is a versatile general-purpose microcontroller, which is especially suitable for use as remote transmitter controller. It is currently available in 44-pin ELP and 44-pin QFP packages.



1.3 Features

CPU

• SAM8 RC CPU core

Memory

- Program memory:
 - Internal Flash Memory
 - 10 years data retention
 - Endurance: 10,000 Erase/Program cycles
 - Byte Programmable
 - User programmable by "LDC" instruction
- Executable memory: Internal SRAM Memory
- Data memory: 272 byte general purpose RAM
- Memory size selectable by Smart Option:
 - Option 0: 62 KB Flash memory and 2 KB executable RAM
 - Option 1: 63 KB Flash memory and 1 KB executable RAM

Instruction Set

- 78 instructions
- IDLE and STOP instructions added for power-down modes

Instruction Execution Time

• 500 ns at 8 MHz f_{OSC} (Minimum)

Interrupts

• 26 interrupt sources with 20 vectors and 9 levels

I/O Ports

- Four 8-bit I/O ports (P0–P2, P4) and 6-bit port (P3) for a total of 38-bit programmable pins. (44-ELP)
- Three 8-bit n-channel open-drain pins (P1, P2, P4) and one 2-bit n-channel open-drain pins (P3) (44-ELP)



Carrier Frequency Generator

• One 8-bit counter with auto-reload function and one-shot or repeat control (Counter A)

Basic Timer and Timer/Counters

- One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer (software reset) function.
- One 8-bit timer/counter (Timer 0) with three operating modes: Interval mode, Capture and PWM mode.
- One 16-bit timer/counter (Timer 1) with two operating modes: Interval and Capture mode.
- One 16-bit timer/counter (Timer 2) with two operating modes: Interval and Capture mode.
- One 24-bit free running timer (FRT).

One Channel SPI

- Support Master and Slave Mode
- Programmable Clock Pre-scale

Internal Ring OSC

• 15 kHz ± 30 % for free running timer (FRT)

Backup Mode

- When VDD is lower than VLVD and LVD is "ON", the chip enters Backup Mode to block oscillation.
- When reset pin is lower than Input Low Voltage (VIL), the chip enters Backup Mode to block oscillation and reduce the current consumption.

Low Voltage Detect Circuit

- Low voltage detect to get into Backup Mode and Reset 1.65 V (Typ.) \pm 50 mV
- Low voltage detect to control LVD_Flag bit 1.90, 2.00, 2.10, 2.20 V (Typ.) ± 100 mV (selectable)
- LVD-Reset is enabled in the operating mode: When the voltage at VDD is falling down and passing VLVD, the chip goes into Backup Mode. The voltage at VDD is rising up, the reset pulse is generated at "VDD > VLVD".
- LVD is disable in the Stop Mode: If the voltage at VDD is not falling down to VPOR, the reset pulse is not generated.



Operating Temperature Range

• -25 °C to +85 °C

Operating Voltage Range

• 1.60 V to 3.6 V at 1 to 8 MHz

Package Types

- 44-pin ELP
- 44-pin QFP



1.4 Block Diagram (44-Pin Package)



Figure 1-1 Block Diagram (44-Pin)



1.5 Pin Assignments



Figure 1-2 Pin Assignment Diagram (44-Pin ELP Package)

Zilog Embedded in Life An IXYS Company



Figure 1-3 Pin Assignment Diagram (44-Pin QFP Package)



Pin Name	Pin Type	Pin Description	Circuit Type	44-Pin No.	Shared Functions
P0.0–P0.7	I/O	I/O port with bit-programmable pins. Configurable to input or push-pull output mode. Pull-up resistors can be assigned by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control. In the tool mode, P0.0 and P0.1 are assigned as serial MTP interface pins; SDAT and SCLK	1	30–37	Ext. INT (INT0–INT3) (INT4) (SDAT) (SCLK)
P1.0–P1.7	I/O	 I/O port with bit-programmable pins. Configurable to input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type. 	2	16 20–26	
P2.0–P2.3 P2.4–P2.7	I/O	 I/O port with bit-programmable pins. Configurable to input mode, push-pull output mode, or n-channel open-drain output mode. Pull-up resistors can be assigned by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control. Also, P2.4 to P2.7 can be used for SPI function 	3, 4	42–44 1, 2, 10, 11, 15	Ext. INT (INT5–INT8) (INT9) MISO MOSI SCK NSS
P3.0	I/O	 I/O port with bit-programmable pin. Configurable to input mode, push-pull output mode, or n-channel open-drain output mode. Input mode with a pull-up resistor can be assigned by software. This port 3 pin has high current drive capability. Also P3.0 can be assigned individually as an output pin for T0PWM or input pin for T0CAP. 	5	3	T0PWM/T0CAP
P3.1	I/O	 I/O port with bit-programmable pin. Configurable to input mode, push-pull output mode, or n-channel open-drain output mode. Input mode with a pull-up resistor can be assigned by software. This port 3 pin has high current drive capability. Also P3.1 can be assigned individually as an output pin for REM. 	6	4	REM
P3.2–P3.3	I	C-MOS Input port with a pull-up resistor	7	17 18	(T0CK) (T1CAP/T2CAP)
P3.4–P3.5	I/O	I/O port with bit-programmable pins. Configurable to input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type. Pull-up resistors can be assigned by software.	2	13–14	-
P4.0–P4.7	I/O	I/O port with bit-programmable pins. Configurable to input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type.	2	38–41 27–29 19	_

Table 1-1 Pin Descriptions of 44-ELP/44-QFP



S3F80QB Product Specification

Pin Name	Pin Type	Pin Description	Circuit Type	44-Pin No.	Shared Functions
X_{OUT}, X_{IN}	_	System clock input and output pins	_	7, 8	_
nRESET	I	System reset signal input pin and back-up mode input. It is recommended that add a 0.1 μ F capacitor between nRESET pin and V _{SS} for better noise immunity.	8	12	_
TEST	I	Test signal input pin. If on board programming is needed, It is recommended that add a 0.1 μ F capacitor between TEST pin and V _{SS} for better noise immunity; otherwise, connect TEST pin to V _{SS} directly.	_	9	_
V _{DD}		Power supply input pin	_	5	-
V _{SS}	-	Ground pin	_	6	_



1.6 Pin Circuits



Figure 1-4 Pin Circuit Type 1 (Port 0)





Figure 1-5 Pin Circuit Type 2 (Port 1, Port 4, P3.4 and P3.5)





Figure 1-6 Pin Circuit Type 3 (Port 2.0 to 2.3)

Zilog Embedded in Life An LXYS Company



Figure 1-7 Pin Circuit Type 4 (Port 2.4 to 2.7)





Figure 1-8 Pin Circuit Type 5 (P3.0)





Figure 1-9 Pin Circuit Type 6 (P3.1)



Figure 1-10 Pin Circuit Type 7 (P3.2 and P3.3)





Figure 1-11 Pin Circuit Type 8 (nRESET)







2.1 Overview

The S3F80QB microcontroller has two types of address space:

- Internal program memory (Flash memory)
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3F80QB has a programmable internal Flash ROM. An external memory interface is not implemented.

There are 333 mapped registers in the internal register file. Of these, 272 byte is for general-purpose use. (This number includes a 16 byte working register common area that is used as a "scratch area" for data operations, a 192 byte prime register area, and a 64 byte area (Set 2) that is also used for stack operations). Twenty-two 8-bit registers are used for CPU and system control and 39 registers are mapped peripheral control and data registers.



2.2 Program Memory

Program memory stores program code or table data. The S3F80QB has two memory map options which are:

- 62 Kbyte of internal programmable Flash memory and 2 Kbyte of executable RAM. (Option 0)
- 63 Kbyte of internal programmable Flash memory and 1 Kbyte of executable RAM. (Option 1)

The program memory address range is therefore 0000H–FFFFH of Flash memory; (see *Figure 2-1*).

The first 256 bytes of the program memory (0H–0FFH) are reserved for interrupt vector addresses. Unused locations (0000H–00FFH except 03CH, 03DH, 03EH and 03FH) in this address range can be used as normal program memory. The location 03CH, 03DH, 03EH and 03FH is used as Smart Option ROM cell. If you use the vector address area to store program code, be careful to avoid overwriting vector addresses stored in these locations.

The program memory address at which program execution starts after reset is 0100H (default). If you use ISP^{TM} sectors as the ISP^{TM} software storage, the reset vector address can be changed by setting the Smart Option; (see *Figure 2-2*).



Figure 2-1 Program Memory Address Space

NOTE:

- The size of ISP[™] sector can be varied by Smart Option; (see <u>Figure 2-2</u>). According to the Smart Option setting related to the ISP, ISP reset vector address can be changed one of addresses to be select (200H, 300H, 500H or 900H).
- 2. ISP[™] sector can store On Board Program Software (Refer to chapter 14, Embedded Flash Memory Interface)



2.2.1 Smart Option

Smart Option is the program memory option for starting condition of the chip. The program memory addresses used by Smart Option are from 003CH to 003FH. The S3F80QB only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of Smart Option bits in program memory is 0FFH (Normal reset vector address 100H, ISP protection disable). Before execution the program memory code, user can set the Smart Option bits according to the hardware option for user to want to select.



Figure 2-2 Smart Option


NOTE:

- 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to "0", user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is "1", 3EH.6 and 3EH.5 are meaningless.
- If ISP Reset Vector Change Selection Bit (3EH.7) is "0", user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H).
 If the reset vector address is 0200H, the ISP area can be assigned from 0100H to 01FFH (256 bytes).
 If 0300H, the ISP area can be assigned from 0100H to 02FFH (512 bytes). If 0500H, the ISP area can be assigned from 0100H to 04FFH (1024 bytes). If 0900H, the ISP area can be assigned from 0100H to 08FFH (2048 bytes).
- 3. If ISP Protection Enable/Disable Bit is "0", user can't erase or program the ISP area selected by 3EH.1 and 3EH.0 in Flash memory.
- 4. User can select suitable ISP protection size by 3EH.1 and 3EH.0. If ISP Protection Enable/Disable Bit (3EH.2) is "1", 3EH.1 and 3EH.0 are meaningless.
- External interrupts can be used to release Stop Mode. When RESET Control Bit (3FH.0) is "0" and external interrupts is enabled, external interrupts wake MCU from Stop Mode and generate reset signal. Any falling edge input signals of P0 or P2 can wake MCU from Stop Mode and generate reset signal.

When RESET Control Bit (3FH.0) is "1", S3F80QB is only released Stop Mode and is not generated reset signal.

 User can set Flash memory size and executable RAM size by 3FH.7 and 3FH.6. If memory size option bits are "01", Flash memory size is 62 Kbytes and executable RAM size is 2 Kbytes. If memory size option bits are others except to "01", Flash

memory size is 63 Kbytes and executable RAM size is 1 Kbytes.



2.3 Register Architecture

In the S3F80QB implementation, the upper 64 byte area of register files is expanded two 64 byte areas, called set 1 and set 2. The upper 32 byte area of set 1 is further expanded two 32 byte register banks (bank 0 and bank 1), and the lower 32 byte area is a single 32 byte common area.

In case of S3F80QB the total number of addressable 8-bit registers is 333. Of these 333 registers, 22 bytes are for CPU and system control registers, 39 bytes are for peripheral control and data registers, 16 bytes are used as shared working registers, and 272 registers are for general-purpose use.

The extension of register space into separately addressable areas (sets, banks) is supported by various addressing mode restrictions: the select bank instructions, SB0 and SB1.

Specific register types and the area occupied in the S3F80QB internal register space are summarized in <u>*Table</u></u><u>2-1</u>.</u>*

Register Type	Number of Bytes
General-purpose registers (including the 16 byte common working register area, the 64 byte set 2 area and 192 byte prime register area of page 0)	272
CPU and system control registers	22
Mapped clock, peripheral, and I/O control and data registers (bank 0: 27 registers, bank 1: 12 registers)	39
Total Addressable Bytes	333

Table 2-1 The Summary of S3F80QB Register Type





Figure 2-3 Internal Register File Organization



2.3.1 Register Page Pointer (PP)

The S3C8/S3F8-series architecture supports the logical expansion of the physical 333 byte internal register files (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer PP (DFH, Set 1, and Bank 0). In the S3F80QB microcontroller, a paged register file expansion is not implemented and the register page pointer settings therefore always point to "page 0".

Following a reset, the page pointer's source value (lower nibble) and destination value (upper nibble) are always "0000"automatically. Therefore, S3F80QB is always selected page 0 as the source and destination page for register addressing. These page pointer (PP) register settings, as shown in *Figure 2-4*, should not be modified during normal operation.



Figure 2-4 Register Page Pointer (PP)



2.3.2 Register Set 1

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

The upper 32 byte area of this 64 byte space (E0H–FFH) is divided into two 32 byte register banks, bank 0 and bank 1. The set register bank instructions SB0 or SB1 are used to address one bank or the other. In the S3F80QB microcontroller, bank 1 is implemented. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32 byte area of set 1, bank 0, (E0H–FFH) contains 31mapped system and peripheral control registers. Also, the upper 32 byte area of set1, bank1 (E0H–FFH) contains 16 mapped peripheral control register. The lower 32 byte area contains 15 system registers (D0H–DFH) and a 16 byte common working register area (C0H–CFH). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 location are directly accessible at all times using the Register addressing mode. The 16 byte working register area can only be accessed using working register addressing. (For more information about working register addressing, please refer to Chapter 3, Addressing Modes)

2.3.3 Register Set 2

The same 64 byte physical space that is used for set 1 location C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. The set 2 locations (C0H–FFH) is accessible on page 0 in the S3F80QB register space.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions: You can use only Register addressing mode to access set 1 locations; to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



2.3.4 Prime Register Space

The lower 192 bytes of the 256 byte physical internal register file (00H–BFH) are called the prime register space or, more simply, the prime area. You can access registers in this address using any addressing mode. (In other words, there is no addressing mode restriction for these registers, as is the case for set 1 and set 2 registers.). The prime register area on page 0 is immediately addressable following a reset.



Figure 2-5 Set 1, Set 2 and Prime Area Register Map



2.3.5 Working Registers

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256 byte register file can be seen by the programmer as consisting of 32 8 byte register groups or "slices." Each slice consists of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16 byte working register block. Using the register pointers, you can move this 16 byte register block anywhere in the addressable register file, except for the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register slice is 8 bytes (eight 8-bit working registers; R0-R7 or R8-R15)
- One working register block is 16 bytes (sixteen 8-bit working registers; R0–R15)

All of the registers in an 8 byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8 byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).



Figure 2-6 8 Byte Working Register Areas (Slices)



2.3.6 Using the Register Pointers

Register pointers RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8 byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction; (see *Figure 2-6* and *Figure 2-7*).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H to FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16 byte working register block usually consists of two contiguous 8 byte slices. As a general programming guideline, we recommend that RP0 point to the "lower" slice and RP1 point to the "upper" slice; (see *Figure 2-6*). In some cases, it may be necessary to define working register areas in different (non-contiguous) areas of the register file. In *Figure 2-7*, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to the either of the two 8 byte slices in the working register block, you can define the working register area very flexibly to support program requirements.

70H, RP1 ← 78H
no change, RP1 \leftarrow 48H,
AOH, RP1 \leftarrow no change
00H, RP1 ← no change
no change, RP1 \leftarrow OF8H
r Z

Example 2-1 Setting the Register Pointers



Figure 2-7 Contiguous 16 Byte Working Register Block









Calculate the sum of registers 80H to 85H using the register pointer. The register addresses 80H through 85H contains the values 10H, 11H, 12H, 13H, 14H and 15 H, respectively:

SRP0	#80H	; RP0 ← 80H
ADD	R0, R1	; R0 ← R0 + R1
ADC	R0, R2	; R0 ← R0 + R2 + C
ADC	R0, R3	; R0 ← R0 + R3 + C
ADC	R0, R4	; R0 ← R0 + R4 + C
ADC	R0, R5	; R0 ← R0 + R5 + C

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,	81H	;	80H	←	(80H)	+	(81H)		
ADC	80H,	82H	;	80H	←	(80H)	+	(82H)	+	С
ADC	80H,	83H	;	80H	←	(80H)	+	(83H)	+	С
ADC	80H,	84H	;	80H	←	(80H)	+	(84H)	+	С
ADC	80H,	85H	;	80H	←	(80H)	+	(85H)	+	С

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code instead of 12 bytes, and its execution time is 50 cycles instead of 36 cycles.



2.4 Register Addressing

The S3C8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access all locations in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8 byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.

Working register addressing differs from Register addressing because it uses a register pointer to identify a specific 8 byte working register space in the internal register file and a specific 8-bit register within that space.



Figure 2-9 16-Bit Register Pair





Figure 2-10 Register File Addressing



2.4.1 Common Working Register Area (C0H–CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8 byte register slices in set 1, locations C0H to CFH, as the active 16 byte working register block:

- RP0 \rightarrow C0H–C7H
- RP1 \rightarrow C8H–CFH

This 16 byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations.



Figure 2-11 Common Working Register Area



Example 2-3 Addressing the Common Working Register Area

	ng examples show, y ter addressing mode	you should access working registers in the common area, locations C0H to CFH, using only.
Example 1:		
LD	ОС2Н, 40Н	; Invalid addressing mode!
Use w	vorking register addre	essing instead:
SRP	#OCOH	
LD	R2, 40H	; R2 (C2H) \leftarrow the value in location 40H
Example 2:		
ADD	0C3H, #45H	; Invalid addressing mode!
Use w	vorking register addre	essing instead:
SRP	#OCOH	
ADD	R3, #45H	; R3 (C3H) ← R3 + 45H

2.4.2 4-Bit Working Register Addressing

Each register pointer defines a movable 8 byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1)
- The five high-order bits in the register pointer select an 8 byte slice of the register space;
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in <u>Figure 2-12</u>, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8 byte register slice.

Figure 2-13 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).





Figure 2-12 4-Bit Working Register Addressing



Figure 2-13 4-Bit Working Register Addressing Example

2.4.3 8-Bit Working Register Addressing

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value 1100B. This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in <u>Figure 2-14</u>, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address. The three low-order bits of the complete address are provided by the original instruction.

<u>Figure 2-15</u> shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five-address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (101011B).



Figure 2-14 8-Bit Working Register Addressing





Figure 2-15 8-Bit Working Register Addressing Example



2.5 System and User Stacks

S3C8-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F80QB architecture supports stack operations in the internal register file.

2.5.1 Stack Operations

Return addresses for procedure calls, interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS registers are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in *Figure 2-16*.



Figure 2-16 Stack Operations

2.5.2 User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI and POPUD support user-defined stack operations.



2.5.3 Stack Pointers (SPL)

Register location D9H contains the 8-bit stack pointer (SPL) that is used for system stack operations. After a reset, the SPL value is undetermined. Because only internal memory 256 byte is implemented in The S3F80QB, the SPL must be initialized to an 8-bit value in the range 00–FFH.

Example 2-4 Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions: LD SPL, #OFFH ; SPL \leftarrow FFH ; (Normally, the SPL is set to OFFH by the initialization routine) • PUSH ΡP ; Stack address OFEH \leftarrow PP PUSH RP0 ; Stack address OFDH \leftarrow RPO PUSH RP1 ; Stack address OFCH \leftarrow RP1 ; Stack address OFBH \leftarrow R3 PUSH R3 POP R3 ; R3 ← Stack address OFBH POP RP1 ; RP1 \leftarrow Stack address OFCH POP RP0 ; RP0 ← Stack address OFDH POP ΡP ; PP \leftarrow Stack address OFEH





3.1 Overview

ZILOG Embedded in Life An IXYS Company

The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3C8/S3F8-series instruction set supports seven explicit addressing modes.

Not all of these addressing modes are available for each instruction:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



3.1.1 Register Addressing Mode (R)

In Register addressing mode, the operand is the content of a specified register or register pair; (see <u>Figure 3-1</u>). Working register addressing differs from Register addressing because it uses a register pointer to specify an 8 byte working register space in the register file and an 8-bit register within that space; (see <u>Figure 3-2</u>).







Figure 3-2 Working Register Addressing



3.1.2 Indirect Register Addressing Mode (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space, if implemented; (see *Figure 3-3* and *Figure 3-6*).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Remember, however, that locations C0H–FFH in set 1 cannot be accessed using Indirect Register addressing mode.



Figure 3-3 Indirect Register Addressing to Register File





Figure 3-4 Indirect Register Addressing to Program Memory





Figure 3-5 Indirect Working Register Addressing to Register File



Figure 3-6 Indirect Working Register Addressing to Program or Data Memory

3.1.3 Indexed Addressing Mode (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address; (see *Figure 3-7*). You can use Indexed addressing mode to access locations in the internal register file or in external memory (if implemented). You cannot, however, access locations C0H–FFH in set 1 using indexed addressing.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This applies to external memory accesses only; (see *Figure 3-8*).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address; (see *Figure 3-9*).

The only instruction that supports indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support indexed addressing mode for internal program memory and for external data memory (if implemented).



Figure 3-7 Indexed Addressing to Register File





Figure 3-8 Indexed Addressing to Program or Data Memory with Short Offset

Zilog Embedded in Life An IXYS Company



Figure 3-9 Indexed Addressing to Program or Data Memory



3.1.4 Direct Address Mode (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.



Figure 3-10 Direct Addressing for Load Instructions





Figure 3-11 Direct Addressing for Call and Jump Instructions



3.1.5 Indirect Address Mode (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.



Figure 3-12 Indirect Addressing



3.1.6 Relative Address Mode (RA)

In Relative Address (RA) mode, a two's-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE and JR.



Figure 3-13 Relative Addressing



3.1.7 Immediate Mode (IM)

In Immediate (IM) mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.



Figure 3-14 Immediate Addressing



4.1 Overview

In this section, detailed descriptions of the S3F80QB control registers are presented in an easy-to-read format. You can use this section as a quick-reference source when writing application programs. <u>Figure 4-1</u> illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order (A to Z) according to the register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

Data and counter registers are not described in detail in this reference section. More information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in Part II of this manual.



l able 4-1	Mapped Registe	, ,	<i>.</i>	
Register Name	Mnemonic	Decimal	Hex	RW
Timer 0 Counter	TOCNT	208	D0H	R ^(NOTE)
Timer 0 Data Register	TODATA	209	D1H	RW
Timer 0 Control Register	T0CON	210	D2H	RW
Basic Timer Control Register	BTCON	211	D3H	RW
Clock Control Register	CLKCON	212	D4H	RW
System Flags Register	FLAGS	213	D5H	RW
Register Pointer 0	RP0	214	D6H	RW
Register Pointer 1	RP1	215	D7H	RW
Location D8H is not mapped.				
Stack Pointer (Low Byte)	SPL	217	D9H	RW
Instruction Pointer (High Byte)	IPH	218	DAH	RW
Instruction Pointer (Low Byte)	IPL	219	DBH	RW
Interrupt Request Register	IRQ	220	DCH	R (^(NOTE)
Interrupt Mask Register	IMR	221	DDH	RW
System Mode Register	SYM	222	DEH	RW
Register Page Pointer	PP	223	DFH	RW
Port 0 Data Register	P0	224	E0H	RW
Port 1 Data Register	P1	225	E1H	RW
Port 2 Data Register	P2	226	E2H	RW
Port 3 Data Register	P3	227	E3H	RW
Port 4 Data Register	P4	228	E4H	RW
Port 2 Interrupt Enable Register	P2INT	229	E5H	RW
Port 2 Interrupt Pending Register	P2PND	230	E6H	RW
Port 0 Pull-up Resistor Enable Register	P0PUR	231	E7H	RW
Port 0 Control Register (High Byte)	P0CONH	232	E8H	RW
Port 0 Control Register (Low Byte)	P0CONL	233	E9H	RW
Port 1 Control Register (High Byte)	P1CONH	234	EAH	RW
Port 1 Control Register (Low Byte)	P1CONL	235	EBH	RW
Port 2 Control Register (High Byte)	P2CONH	236	ECH	RW
Port 2 Control Register (Low Byte)	P2CONL	237	EDH	RW
Port 2 Pull-up Enable Register	P2PUR	238	EEH	RW
Port 3 Control Register	P3CON	239	EFH	RW
Port 4 Control Register	P4CON	240	F0H	RW
Port 0 Interrupt Enable Register	POINT	241	F1H	RW
Port 0 Interrupt Pending Register	P0PND	242	F2H	RW
Counter A Control Register	CACON	243	F3H	RW
Counter A Data Register (High Byte)	CADATAH	244	F4H	RW
Counter A Data Register (Low Byte)	CADATAL	245	F5H	RW

Table 4-1 Mapped Registers (Bank0, Set1)



S3F80QB Product Specification

Register Name	Mnemonic	Decimal	Hex	RW
Timer 1 Counter Register (High Byte)	T1CNTH	246	F6H	R (NOTE)
Timer 1 Counter Register (Low Byte)	T1CNTL	247	F7H	R (NOTE)
Timer 1 Data Register (High Byte)	T1DATAH	248	F8H	RW
Timer 1 Data Register (Low Byte)	T1DATAL	249	F9H	RW
Timer 1 Control Register	T1CON	250	FAH	RW
STOP Control Register	STOPCON	251	FBH	W
Location FCH is not mapped.				
Basic Timer Counter	BTCNT	253	FDH	R (NOTE)
External Memory Timing Register	EMT	254	FEH	RW
Interrupt Priority Register	IPR	255	FFH	RW

NOTE: You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.



Register Name	Mnemonic	Decimal	Hex	RW
LVD Control Register	LVDCON	224	E0H	RW
Port 3 [4:5] Control Register	P345CON	225	E1H	RW
Port 4 Control Register (High Byte)	P4CONH	226	E2H	RW
Port 4 Control Register (Low Byte)	P4CONL	227	E3H	RW
Timer 2 Counter Register (High Byte)	T2CNTH	228	E4H	R (NOTE)
Timer 2 Counter Register (Low Byte)	T2CNTL	229	E5H	R (NOTE)
Timer 2 Data Register (High Byte)	T2DATAH	230	E6H	RW
Timer 2 Data Register (Low Byte)	T2DATAL	231	E7H	RW
Timer 2 Control Register	T2CON	232	E8H	RW
SPI Control Register	SPICON	233	E9H	RW
SPI Status Register	SPISTAT	234	EAH	RW
SPI Data Register	SPIDATA	235	EBH	RW
Flash Memory Sector Address Register (High Byte)	FMSECH	236	ECH	RW
Flash Memory Sector Address Register (Low Byte)	FMSECL	237	EDH	RW
Flash Memory User Programming Enable Register	FMUSR	238	EEH	RW
Flash Memory Control Register	FMCON	239	EFH	RW
Reset Indicating Register	RESETID	240	F0H	RW
LVD Flag Selection Register	LVDSEL	241	F1H	RW
Port 1 Output Mode Pull-up Enable Register	P1OUTPU	242	F2H	RW
Port 2 Output Mode Selection Register	P2OUTMD	243	F3H	RW
Port 3 Output Mode Pull-up Enable Register	P3OUTPU	244	F4H	RW
Port 4 Output Mode Pull-up Enable Register	P4OUTPU	245	F5H	RW
FRT Counter Register 2	FRTCNT2	246	F6H	R (NOTE)
FRT Counter Register 1	FRTCNT1	247	F7H	R (NOTE)
FRT Counter Register 0	FRTCNT0	248	F8H	R (NOTE)
FRT Data Register 2	FRTDATA2	249	F9H	RW
FRT Data Register 1	FRTDATA1	250	FAH	RW
FRT Data Register 0	FRTDATA0	251	FBH	RW
FRT Control Register	FRTCON	252	FCH	RW
Not mapped in address 0FFH				

Table 4-2 Mapped Registers (Bank1, Set
--

NOTE: You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.




Figure 4-1 Register Description Format



4.1.1 BTCON: Basic Timer Control Register (D3H, Set1, Bank0)

					T		1			
Bit Identifier	.7	7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	0)	0	0	0	0	0	0	0	
Read/Write	R٧	Ν	RW	RW	RW	RW	RW	RW	RW	
Addressing Mode	Regis	ster a	addressing	mode only						
.7–.4	Wato	chdo	g Timer Fu	Inction En	able Bits (I	For System	n Reset)			
	1	0	1 0	Disable w	atchdog tin	ner functior	I			
	An	y oth	er value	Enable w	atchdog tim	er function				
.3 and .2	Basi	c Tin	ner Input C	lock Sele	ction Bits					
	0	0	f _{OSC} /4096							
	0	1	f _{OSC} /1024							
	1	0	f _{OSC} /128							
	1	1	f _{OSC} /16384	4						
	LL									
.1	Basi	sic Timer Counter Clear Bit ⁽¹⁾								
	0	No e	effect							
	-	No effect Clear the basic timer counter value								
	1	Clea	r the basic	timer cour	nter value					

.0

Clock Frequency Divider Clear Bit for Basic Timer and Timer 0⁽²⁾

0	No effect
1	Clear both block frequency dividers

NOTE: :

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".



Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write		W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing I	mode only					
.7 and .6	Cou	nter	A Input Clo	ck Select	ion Bits				
	0	0	f _{OSC}						
	0	1	f _{OSC} /2						
	1	0	f _{OSC} /4						
	1	1	f _{OSC} /8						
.5 and .4	Cou	nter /	A Interrupt	Timing Se	election Bi	ts			
	0	0	Elapsed ti	me for Lov	v data valu	Э			
	0	1	Elapsed ti	me for Hig	h data valu	е			
	1	0	Elapsed ti	me for con	nbined Low	and High o	data values		
	1	1	Not used f	or S3F800	QB.				
.3	Cou 0 1	Disa	A Interrupt ble interrup ble interrupt	t	it				
.2	Cou	nter /	A Start Bit						
	0	Stop	counter A						
	1	Star	t counter A						
.1	Cou	nter	A Mode Sel	lection Bi	t				
	0	One	-shot mode						
	1	Rep	eating mode	Э					
.0	Cou	nter	A Output F	lip-Flop C	ontrol Bit				
	0	Flip-	Flop Low le	vel (T-FF	= Low)				
	1	Flip-	flop High le	vel (T-FF :	= High)				



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register	addressing	mode only					
7 5	Notupor	for S2E900						
.7–.5	Not used	for S3F800	QB					
.7–.5 .4 and .3				election Bit	ts (1)			
		for S3F800 ck (System f _{osc} /16		election Bit	ts ⁽¹⁾			
	CPU Clo	ck (System		election Bit	ts ⁽¹⁾			

4.1.3 CLKCON: System Clock Control Register (D4H, Set1, Bank0)

Subsystem Clock Selection Bits ⁽²⁾

f_{OSC} (non-divided)

1

1

1	0	1	Not used for S3F80QB.
Oth	ner va	lue	Select main system clock (MCLK)

NOTE: :

.2– .0

- 1. After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.
- 2. These selection bits CLKCON.0, 1, .2 are required only for systems that have a main clock and a subsystem clock. The S3F80QB uses only the main oscillator clock circuit. For this reason, the setting "101B" is invalid.



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value		0	1	1	1	1	1	0	_			
Read/Write	R	W	RW	RW	RW	RW	RW	RW	_			
Addressing Mode	Reg	ister a	addressing	mode only								
7	Exte	ernal	al WAIT Input Function Enable Bit									
	0	Disa	able WAIT i	nput functio	on for exter	nal device						
	1	Ena	ble WAIT ii	nput functio	on for exterr	nal device						
6				ng Enable								
	0			nemory timi	-							
	1	Ena	ble slow m	emory timir	ng							
	_											
5 and .4		-	m Memory Automatic Wait Control Bits									
	0	0										
	0	1	Wait one	•								
	1	0	Wait two	•								
	1	1	Wait three	e cycles								
3 and .2	Dat	a Mer	nory Auto	matic Wait	Control Bi	its						
	0	0	No wait									
	0	1	Wait one	cycle								
	1	0	Wait two	cycles								
	1	1	Wait three	e cycles								
1	Sta	ck Are	k Area Selection Bit									
	0	Sele	ect internal	register file	area							
	1	Sele	ect external	data mem	orv area							

NOTE: The EMT register is not used for S3F80QB, because an external peripheral interface is not implemented in the S3F80QB. The program initialization routine should clear the EMT register to "00H" following a reset. Modification of EMT values during normal operation may cause a system malfunction.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	х	х	х	х	х	Х	0	0
ead/Write	RW	RW	RW	RW	RW	RW	R	RW
ddressing Mode	Register	addressing	mode only					
,	Carry F	ag Bit (C)						
	0 Op	eration does	s not gener	ate a carry o	or borrow o	condition		
	1 Op	eration gene	erates a ca	rry-out or bo	prrow into h	nigh-order b	it 7	
5	Zero Fla	ag Bit (Z)						
		eration resu		zero value				
	1 Op	eration resu	lt is zero					
5	Sign Fla	ag Bit (S)						
	0 Op	eration gene	erates a po	sitive numb	er (MSB =	"0")		
	1 Op	eration gene	erates a ne	gative numb	oer (MSB =	= "1")		
		eration resu						
3	Decima	l Adjust Fla	g Bit (D)					
	0 Ad	d operation	completed					
	1 Su	btraction op	eration com	npleted				
2	Half-Ca	rry Flag Bit	(H)					
	0 No	carry-out of	bit 3 or no	borrow into	bit 3 by a	ddition or su	btraction	
	1 Ad	dition gener	ated carry-o	out of bit 3 c	or subtracti	on generate	ed borrow	into bit 3
I	Fast Int	errupt Statu	ıs Flag Bit	(FIS)				
	0 Int	errupt return	(IRET) in p	orogress (W	'hen read)			
	1 Fa	st interrupt s	ervice rout	ine in progre	ess (When	read)		
	Bank A	ddress Sele	ction Flag	BIT (BA)				
)		nk 0 is selec	-	BIT (BA)				



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0					
Reset Value	0	0	0	0	_	_	_	0					
Read/Write	RW	RW	RW	RW	-	-	_	RW					
Addressing Mode	Register	addressing	mode only										
.7–.4	Flash Me	mory Mod	e Selectior	n Bits									
	0101	Progran	nming mod	e									
	1010	Erase m	node										
	0110	Hard Lo	ck mode ^{(N}	IOTE)									
	Others	Not use	d for S3F80	DQB									
.3–.1	Not used	for S3F80C	βB										
.0	Flash op	eration Sta	rt Bit (Ava	ilable for E	Erase and	Hard Lock)						
	0 Ope	eration stop	tion stop										
	1 Ope	ration start	(Auto clear	· bit)			Operation start (Auto clear bit)						

4.1.6 FMCON: Flash Memory Control Register (EFH, Set1, Bank1)

NOTE: Hard Lock mode is one of the Flash protection modes. Refer to page 14-17.

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register a	ddressing	mode only					

4.1.7 FMSECH: Flash Memory Sector Address Register (High Byte) (ECH, Set1, Bank1)

.7–.0 Flash Memory Sector Address (High Byte)

NOTE: The high-byte Flash memory sector address pointer value is the higher eight bits of the 16-bit pointer address.

4.1.8 FMSECL: Flash Memory Sector Address Register (Low Byte) (EDH, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register a	ddressing	mode only					

.7–.0 Flash Memory Sector Address (Low Byte)

NOTE: The low-byte Flash memory sector address pointer value is the lower eight bits of the 16-bit pointer address.

4.1.9 FMUSR: Flash Memory User Programming Enable Register (EEH, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register a	ddressing	mode only					

.7–.0

Flash Memory User Programming Enable Bits

1	0	1	0	0	1	0	1	Enable user programming mode
		C	Other	value	s			Disable user programming mode

NOTE:

1. To enable Flash memory user programming, write 10100101B to FMUSR.

2. To disable Flash memory operation, write other value except 10100101B into FMUSR.



it Identifier		7	.6	.5	.4	.3	.2	.1	.0				
eset Value		0	0	0	0	0	0	0	0				
ead/Write	R	W	RW	RW	RW								
ddressing Mode	Reg	ister a	addressing	mode only									
	Inter	Internal OSC turn ON/OFF Bits											
	0												
	1 Internal OSC turn ON ⁽¹⁾												
;	Not	Not used for S3F80QB											
5–.4	FRT	FRT Input Clock Selection Bits											
	0	0	IOSC										
	0	1	IOSC/2										
	1	0	IOSC/4										
	1	1	IOSC/16										
3	FRT	Cou	nter Clear	Bit									
	0	No e	effect										
	1 Clear the FRT Counter (when write)												
2	Not	used	for S3F800	QB									
		1	ch Interrup able FRT m										
	1		ble FRT ma		· · · · · · · · · · · · · · · · · · ·								
		LIIG			P.								
)	FRT	Mate	ch Interrup	t Pending	Flag Bit								
	0 No FRT match interrupt pending (When read)												
	0 Clear FRT match interrupt pending condition (When write)												
	1 FRT match interrupt is pending (When read)												
	4	1 No effect (When write)											

NOTE: :

1. Internal OSC needs max. 500 μs to start up



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		х	х	х	х	х	х	х	х
Read/Write	R	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	jister a	ddressing	mode only	,				
7	Inte	rrupt	Level 7 (IF	RQ7) Enab	le Bit; Exte	ernal Interr	upts P0.7-	·P0.4	
	0	Disal	ole (Mask)						
	1	Enab	ole (Un-ma	sk)					
6	Inte	errupt l	Level 6 (IF	RQ6) Enab	le Bit; Exte	ernal Interr	upts P0.3-	·P0.0	
	0	Disal	ole (Mask)						
	1	Enab	ole (Un-ma	sk)					
5	Inte	errupt l	Level 5 (IF	RQ5) Enab	le Bit; Exte	ernal Interr	upts P2.7-	-P2.4	
	0	Disal	ole (Mask)						
	1	Enab	ole (Un-ma	sk)					
1	Inte 0	-	L evel 4 (IF ble (Mask)	-	le Bit; Exte	ernal Interr	upts P2.3-	·P2.0	
	1	Enab	le (UN-ma	ask)					
3	Inte	errupt l	Level 3 (IF	RQ3) Enab	le Bit; Time	er 2 Match	or Overflo	w	
	0	Disal	ole (mask)						
	1	Enab	ole (Un-ma	sk)					
2	Inte	errupt l	Level 2 (IF	RQ2) Enab	le Bit; Cou	nter A or F	RT match	or SPI Inte	rrupts
	0		ole (Mask)						
	1	Enab	le (Un-ma	sk)					
l	Inte	errupt l	Level 1 (IF	RQ1) Enab	le Bit; Time	er 1 Match	or Overflo	w	
	0	Disal	ole (Mask)						
	1	Enab	ole (Un-ma	sk)					
)	Inte	errupt l	Level 0 (IF	RQ0) Enab	le Bit; Time	er 0 Match	or Overflo	w	
	0	Disal	ole (Mask)						
	1	Enab	le (Un-ma	sk)					

4.1.12 IPH: Instruction Pointer (High Byte) (DAH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value	х	х	х	х	х	х	х	х			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW			
Addressing Mode	Register a	Register addressing mode only									
.7–.1	Instructio	on Pointer	Address (H	ligh Byte)							
	The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15–IP8).										

The lower byte of the IP address is located in the IPL register (DBH).

4.1.13 IPL: Instruction Pointer (Low Byte) (DBH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	Х	х	х	х	х	х	х	х
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (I	Low Byte)				

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7–IP0). The upper byte of the IP address is located in the IPH register (DAH).



4.1.14 IPR: Interrupt Priority	Register (FFH, Set1, Bank0)
--------------------------------	-----------------------------

Bit Identifier	.	7		6.5	.4	.3	.2	.1	.0		
Reset Value		x	>	x x	х	х	х	х	х		
Read/Write	R	W	R	N RW	RW	RW	RW	RW	RW		
Addressing Mode	Reg	ister a	addres	sing mode only	,						
.7, .4, and .1		-	1	I Bits for Inter	· · ·	s A, B, and	IC				
	0	0	0	Group priority	undefined						
	0	0	1 B > C > A								
	0	1	0	A > B > C							
	0	1	1	B > A > C							
	1	0	0	C > A > B							
	1	0	1	C > B > A							
	1	1	0	A > C > B							
	1	1	1	Group priority	undefined						
.6	Inte	rrupt	Subg	roup C Priority	Control B	it					
	0	IRQ	6 > IR	Q7							
	1	IRQ	7 > IR	Q6							
	Interrupt Group C Priority Control Bit										
.5				-	ontrol Bit						
	0		-	RQ6, IRQ7)							
	1	(IRC	26, IR0	Q7) > IRQ5							
2	L. C.		•		0						
.3	0	-	Subg 3 > IR	roup B Priority	Control B						
	1		4 > IR								
			+ > IN	Q3							
.2	Inte	rrunt	Grou	o B Priority Co	ontrol Bit ^{(N}	OTE)					
	0	-		Q3, IRQ4)							
	1			Q4) > IRQ2							
	<u> </u>	1,		,							
.0	Interrupt Group A Priority Control Bit										
	Inte	rrupt	Grou	D A Priority Co							
	Inte 0		0 > IR	-							

NOTE: The S3F80QB interrupt structure uses eight levels: IRQ0–IRQ7.



Bit Identifier	.	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write		R	R	R	R	R	R	R	R
Addressing Mode	Reg	ister a	ddressing	mode only	,				
7	Lev	el 7 (IF	RQ7) Requ	uest Pend	ing Bit; Ext	ernal Inter	rupts P0.7	–P0.4	
	0	Not p	ending						
	1	Pend	ling						
6	Lev	el 6 (IF	RQ6) Requ	uest Pend	ing Bit; Ext	ernal Inter	rupts P0.3 [.]	-P0.0	
	0	Not p	ending						
	1	Pend	ling						
5	Lev	el 5 (IF	RQ5) Requ	uest Pend	ing Bit; Ext	ernal Inter	rupts P2.7	-P2.4	
	0	Not p	ending						
	1	Pend	ling						
	0		ending		ing Bit; Ext				
3	Lev	el 3 (IF	RQ3) Requ	uest Pend	ing Bit; Tim	ner 2 Matcl	n/Capture o	or Overflo	w
	0	Not p	ending						
	1	Pend	ling						
2	Lev	el 2 (IF	RQ2) Requ	uest Pendi	ing Bit; Coເ	unter A or	FRT match	or SPI Int	errupts
	0	Not p	ending						
	1	Pend	ing						
	Lev	el 1 (IF	RQ1) Requ	uest Pendi	ing Bit; Tim	ner 1 Match	n/Capture o	or Overflo	w
	0	Not p	ending						
	1	Pend	ing						
0	Lev	el 0 (IF	RQ0) Requ	uest Pend	ing Bit; Tim	ner 0 Matcl	n/Capture o	or Overflo	w
	0		ending				-		
	1	Pend	ing						



4.1.16 LVDCON: LVD Control Register (E0H, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value	_	_	_	_	_	_	_	0			
Read/Write											
Addressing Mode	Register addressing mode only										
.7–.1	Not used for S3F80QB.										
.0	LVD Flag Indicator Bit										
	0 V _{DI}	$_{\rm D} \ge {\sf LVD}_{\sf FL}$	AG Level								
	1 V _{DI}	o < LVD_FLA	AG Level								

NOTE: When LVD detects LVD_FLAG level, LVDCON.0 flag bit is set automatically. When VDD is upper LVD_FLAG level, LVDCON.0 flag bit is cleared automatically.



4.1.17 LVDSEL: LVD Flag Level Selection Register (F1H, Set1, Bank1)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0				
Reset Value	0	0	_	_	_	_	_	_				
Read/Write	RW	RW	_	_	-	-	-	_				
Addressing Mode	Register addressing mode only											
.7 and .6	LVD Flag Level Selection Bits											
	0 0	LVD_FLAG	G Level = 1	.90 V								
	0 1	LVD_FLAG	G Level = 2	.00 V								
	1 0	LVD_FLAG	G Level = 2.	.10 V								
	1 1	LVD_FLAG	E Level = 2	.20 V								

.5–.0

Not used for S3F80QB.



Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
Reset Value	(C	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P0.7	/INT4	Mode Sel	ection Bits	6				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	es	
	1	0	Push-pull	output mod	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
5 and .4	P0.6	/INT4	I Mode Sel	ection Bits	6				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	es	
	1	0	Push-pull	output mod	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
.3 and .2	P0.5	5/INT4	Mode Sel	ection Bits	6				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	es	
	1	0	Push-pull	output mod	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	S		
.1 and .0	P0.4	/INT4	Mode Sel	ection Bits	5				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1			nterrupt on			es	
	1	0		output mo	· · · ·	0	0 0		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
IOTE:									
. The INT4 external into (E8H).	errupts at t	the PC).7–P0.4 pin:	s share the s	ame interru	ot level (IRQ	7) and interr	upt vector a	ddress
. You can assign pull-u (P0PUR.7–P0PUR.4)		s to ind	dividual port	0 pins by ma	aking the app	oropriate set	tings to the l	P0PUR regi	ster.



Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing	mode only					
7 and .6	P0.3	B/INT3	Mode Sel	ection Bit	S				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	S	
	1	0	Push-pull	output mo	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	s		
.5 and .4	P0.2	2/INT2	2 Mode Sel	ection Bit	s				
	0	0			nterrupt on	falling edg	es		
	0	1			nterrupt on			S	
	1	0	Push-pull	output mo	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	s		
	L		•						
.3 and .2	P0.1	/INT1	Mode Sel	ection Bit	S				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	s	
	1	0	Push-pull	output mo	de				
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	S		
.1 and .0		1) Mode Sel						
	0	0			nterrupt on				
	0	1	CMOS inp	out mode; i	nterrupt on	rising and	falling edge	S	
	1	0		output mo					
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	S		
IOTE:									
. The INT3–INT0 extern		-		-		-	-		
. You can assign pull-u (P0PUR.3–P0PUR.0)	p resistors	s to ind	dividual port	0 pins by m	aking the app	propriate set	tings to the I	P0PUR regi	ster.



Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	ddressing	mode only					
.7	P0.7	1		/	Enable Bit	:			
	0		ole interrup						
	1	Enab	le interrup	t					
•	D 0 (
.6		1		/	Enable Bit	1			
	0		ole interrup						
	1	Enab	le interrup	t					
.5	P0 5	5 Exter	nal Interr	unt (INT4)	Enable Bit	ł			
	0	r	ole interrup	• • •		•			
	1		le interrup						
				-					
.4	P0.4	Exter	nal Interr	upt (INT4)	Enable Bit	t			
	0	Disat	ole interrup	ot					
	1	Enab	le interrup	t					
.3	P0.3	B Exter	mal Interr	upt (INT3)	Enable Bit	1			
	0	Disat	ole interrup	ot					
	1	Enab	le interrup	t					
				<i></i>					
.2		1		,	Enable Bit				
	0		ole interrup						
	1	Enab	le interrup	t					
.1	D0 1	Extor	nal Interr	upt (INIT1)	Enable Bit				
	0	r	ole interrup	• • •		•			
	1		le interrup						
.0	P0.0) Exter	nal Interr	upt (INT0)	Enable Bit	t			
	0	1	ole interrup	• • •					
	0	Disat	ne interrut	л					



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	0	0	0	0	0	0	0	0
ead/Write	RW	RW	RW	RW	RW	RW	RW	RW
ddressing Mode	Register	addressing	mode only					
7	P0.7 Ext	ernal Interr	upt (INT4)	Pending F	lag Bit ^{(NO}	TE)		
	0 No	P0.7 extern	al interrupt	pending (W	/hen read)			
	1 P0.	7 external ir	nterrupt is p	ending (Wh	nen read)			
5	P0.6 Ext	ernal Interr	upt (INT4)	Pending F	lag Bit			
	0 No	P0.6 extern	al interrupt	pending (W	/hen read)			
	1 P0.	6 external ir	nterrupt is p	ending (Wh	nen read)			
5	P0.5 Ext	ernal Interr	upt (INT4)	Pending F	lag Bit			
	0 No	P0.5 extern	al interrupt	pending (W	/hen read)			
	1 P0.	5 external ir	nterrupt is p	ending (Wh	nen read)			
l	0 No	P0.4 extern	al interrupt	Pending Finder Pending (Weighted Strength Pending Stren	/hen read)			
}	P0 3 Evt	ornal Intori	unt (INT3)	Pending F	lag Bit			
,				pending (W	-			
				pending (Wh				
2	P0.2 Ext	ernal Interr	upt (INT2)	Pending F	lag Bit			
	0 No	P0.2 extern	al interrupt	pending (W	/hen read)			
	1 P0.	2 external ir	nterrupt is p	ending (Wh	nen read)			
l	P0.1 Ext	ernal Interr	upt (INT1)	Pending F	lag Bit			
	0 No	P0.1 extern	al interrupt	pending (W	/hen read)			
	1 P0.	1 external in	nterrupt is p	ending (Wh	nen read)			
)	P0.0 Ext	ernal Interr	upt (INT0)	Pending F	lag Bit			
			,		-			
	0 No	P0.0 extern	al interrupt	pending (W	(hen read)			

NOTE: To clear an interrupt pending condition, write a "0" to the appropriate pending flag bit. Writing a "1" to an interrupt pending flag (P0PND.7–0) has no effect.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Regist	er addressing	mode only					
7	P0.7 P	ull-up Resist	or Enable	Bit				
	0 D	sable pull-up	resistor					
	1 E	nable pull-up	resistor					
6	P0.6 P	ull-up Resist	or Enable	Bit				
	0 D	sable pull-up	resistor					
	1 E	nable pull-up	resistor					
5	P0.5 P	ull-up Resist	or Enable	Bit				
	0 D	sable pull-up	resistor					
	1 E	nable pull-up i	resistor					
4	P0.4 P	ull-up Resist	or Enable	Bit				
	0 D	sable pull-up	resistor					
	1 E	nable pull-up	resistor					
3	P0 3 P	ull-up Resist	or Fnable	Bit				
		sable pull-up						
		nable pull-up						
,			or Enchlo	D:4				
2		ull-up Resist		ы				
		nable pull-up						
l	P0.1 P	ull-up Resist	or Enable	Bit				
	0 D	sable pull-up	resistor					
	1 E	nable pull-up	resistor					
D	P0.0 P	ull-up Resist	or Enable	Bit				
		sable pull-up						
	1 E	nable pull-up i	resistor					



Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		1	1	1	1	1	1	1	1		
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW		
Addressing Mode	Reg	ister a	addressing	mode only							
7 and .6	P1.7	7 Moc	le Selectio	n Bits							
	0	0	CMOS inp	out mode							
	0	1	Open-drai	in output m	node						
	1	0	Push-pull	output mo	de						
	1	1	CMOS inp	out with pu	ll up mode						
.5 and .4		1	le Selectio								
	0	0	CMOS inp								
	0	1		in output m							
	1	0 Push-pull output mode									
	1	1	CMOS inp	out with pu	ll up mode						
.3 and .2	P1.5	5 Moc	le Selectio	n Bits							
	0	0	CMOS inp								
	0	1		in output m	node						
	1	0		output mo							
	1	1			ll up mode						
		1			•						
.1 and .0	P1.4	Moc	le Selectio	n Bits							
	0	0	CMOS inp	out mode							
	0	1	Open-drai	in output m	node						
	1	0	Push-pull	output mo	de						
	1	1	CMOS inp	out with pu	ll up mode						

4.1.23 P1CONH: Port 1 Control Register (High Byte) (EAH, Set1, Bank0)

I



-	7	.6	.5	.4	.3	.2	.1	.0			
	0	0	0	0	0	0	0	0			
R	W	RW	RW	RW	RW	RW	RW	RW			
Reg	ister a	addressing I	node only								
P1.3 Mode Selection Bits											
0	0	CMOS inp	ut mode								
0	1	Open-drai	n output m	ode							
1	0	Push-pull	output mod	de							
1	1	CMOS inp	ut with pul	l up mode							
P1.2	2 Mod	le Selectior	n Bits								
0	0	CMOS inp	ut mode								
0	1	Open-drai	n output m	ode							
1	0	0 Push-pull output mode									
1	1	CMOS inp	ut with pul	l up mode							
P1. 1	Mod	le Selectior	n Bits								
0	0	CMOS inp	ut mode								
0	1	Open-drai	n output m	ode							
1	0	Push-pull	output mod	de							
1	1	CMOS inp	ut with pul	l up mode							
P1.0) Mod	le Selectior	n Bits								
P1.0) Mod	le Selectior CMOS inp									
	1		ut mode	ode							
0	0	CMOS inp	ut mode n output m								
	Reg P1.3 0 0 1 1 1 P1.2 0 0 1 1 1 P1.1 0 0 1	0 RW Register a P1.3 Mod 0 0 1 1 1 0 1 1 P1.2 Mod 0 0 0 1 1 0 1 1 P1.1 Mod 0 0 1 1 1 0	0 0 RW RW Register addressing r P1.3 Mode Selection 0 0 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 0 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 RW RW RW Register addressing mode only P1.3 Mode Selection Bits 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 RW RW RW RW Register addressing mode only P1.3 Mode Selection Bits 0 0 CMOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode 1 1 CMOS input mode 1 1 CMOS input mode 1 1 Open-drain output mode 1 1 CMOS input with pull up mode 1 1 CMOS input with pull up mode 1 1 CMOS input with pull up mode 1 1 CMOS input mode 0 0 CMOS input mode 1 1 Open-drain output mode 1 1 Open-drain output mode 1 0 Push-pull output mode	0 0 0 0 0 RW RW RW RW RW Register addressing mode only P1.3 Mode Selection Bits 0 0 CMOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode 1 1 CMOS input mode 1 1 CMOS input mode 1 1 CMOS input mode 0 0 CMOS input mode 1 1 Open-drain output mode 1 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode 1 1 CMOS input with pull up mode 1 1 CMOS input mode 0 0 CMOS input mode 1 1 Open-drain output mode 1 1 Open-drain output mode 1 0 Push-pull output mode 1 0 Push-pull output mode	0 0	0 0			

4.1.24 P1CONL: Port 1 Control Register (Low Byte) (EBH, Set1, Bank0)



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Registe	r addressing	mode only					
7	P1.7 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Dis	able pull-up	resistor					
	1 En	able pull-up r	resistor					
6	P1.6 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Dis	able pull-up	resistor					
	1 En	able pull-up r	resistor					
5	P1.5 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Dis	able pull-up	resistor					
	1 En	able pull-up r	resistor					
L	0 Dis	atput Mode I able pull-up able pull-up r	resistor	sistor Enal	ble Bit			
3	P1.3 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	<u> </u>	able pull-up						
	1 En	able pull-up r	resistor					
2	P1.2 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Dis	able pull-up	resistor					
	1 En	able pull-up r	resistor					
	P1.1 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Dis	able pull-up	resistor					
	1 En	able pull-up r	resistor					
)	P1.0 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
		able pull-up						
	1 En	able pull-up r	resistor					



		_				-			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing	mode only					
7 and .6	P2.7	/INTS	9/NSS Mod	e Selectio	n Bits				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	Alternativ	e function (NSS)				
	1	0			oull or open 1 <u>.29</u> P2OUT		ut		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
5 and .4	P2.6	6/INTS	9/SCK Mod	e Selection	Bits				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	Alternativ	e function (SCK)				
	1	0			oull or open 1 <u>.29</u> P2OUT		ut		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
		•							
.3 and .2	P2.	5/INTS	9/MOSI Mo	de Selection	on Bits				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	Alternativ	e function (MOSI)				
	1	0			oull or open . <u>.29</u> P2OUT		ut		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
	L	<u> </u>			-				
.1 and .0	P2.4	4/INTS	9/MISO Mo	de Selectio	on Bits				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	Alternativ	e function (MISO)				
		1	1		,				-

4.1.26 P2CONH: Port 2 Control Register (High Byte) (ECH, Set1, Bank0)

NOTE: Pull-up resistors can be assigned to individual port2 pins by making the appropriate settings to the P2PUR control register, location EEH, set1, bank0.

(Refer to Section <u>4.1.29</u> P2OUTMD)

Output mode; push-pull or open-drain output

CMOS input mode; interrupt on rising edges

1

1

0

1



		0	•	. , (
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	P2.3	B/INT8	8 Mode Sel	ection Bit	S				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising edge	es and fallin	ig edges	
	1	0			oull or open . <u>.29</u> P2OUT		ut		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	s		
.5 and .4	P2.2	2/INT7	7 Mode Sel	ection Bit	5				
	0	0	1		nterrupt on	falling edge	es		
	0	1			nterrupt on			a edaes	
	1	0	Output mo	ode; push-p	oull or open	-drain outp		<u> </u>	
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
.3 and .2	P2. 1	I/INT(6 Mode Sel	ection Bit	S				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising edge	es and fallin	ig edges	
	1	0		· •	oull or open . <u>.29</u> P2OUT		ut		
	1	1	CMOS inp	out mode; i	nterrupt on	rising edge	es		
.1 and .0	P2.()/INT:	5 Mode Sel	ection Bit	6				
	0	0	CMOS inp	out mode; i	nterrupt on	falling edge	es		
	0	1	CMOS inp	out mode; i	nterrupt on	rising edge	es and fallin	ig edges	
		+	-						

4.1.27 P2CONL: Port 2 Control Register (Low Byte) (EDH, Set1, Bank0)

NOTE: Pull-up resistors can be assigned to individual port 2 pins by making the appropriate settings to the P2PUR control register, location EEH, set1, bank0.

(Refer to Section <u>4.1.29</u> P2OUTMD)

Output mode; push-pull or open-drain output

CMOS input mode; interrupt on rising edges

1

1

0

1



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	L	0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	jister a	ddressing	mode only					
.7	P2.7	7 Exte	rnal Interr	upt (INT9)	Enable Bit	t			
	0	-	ole interrup						
	1	Enab	ole interrup	t					
•	50	. = .							
.6		1		,	Enable Bit	1			
	0		ole interrup						
	1	Enac	ole interrup	t					
5.	P2.	5 Exte	rnal Interr	upt (INT9)	Enable Bit	·			
	0	1	ole interrup	• • •		·			
	1	-	ole interrup						
			·						
.4	P2.4	4 Exte	rnal Interr	upt (INT9)	Enable Bit	:			
	0	Disal	ole interrup	ot					
	1	Enab	le interrup	t					
.3		1		,	Enable Bit	:			
	0		ole interrup						
	1	Enab	ole interrup	t					
0	D 0 (Enchle Di				
.2	0	1	ble interrup	,	Enable Bit				
	1		ble interrup						
		Lilat		L					
.1	P2.1	1 Exte	rnal Interr	upt (INT6)	Enable Bit	1			
	0	1	ole interrup	• • •					
	1	-	ole interrup						
	L	1							
.0	P2.0) Exte	rnal Interr	upt (INT5)	Enable Bit	t			
	0	Disal	ole interrup	ot					
	1	Enab	ole interrup	t					



Bit Identifier	-	.7	.6	.5	.4	.3	.2	.1	.0
eset Value	(0	0	0	0	0	0	0	0
ead/Write	R	W	RW	RW	RW	RW	RW	RW	RW
ddressing Mode	Reg	ister ado	dressing	mode only					
,	P2.7	7 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
5	P2.6	6 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
5	P2.5	5 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
1	P2.4	4 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	tmode					
	1	Open-c	drain outp	out mode					
3	P2.3	3 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
2	P2.2	2 Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
I	P2.1	l Outpu	t Mode S	Selection E	Bit				
	0	Push-p	ull output	t mode					
	1	Open-c	drain outp	out mode					
	50.0	0	4 Mada C	alaatian F);4				
)	P2 () Ulithii	t Wode ?	Selection P	אונ				
0	0		ull output	Selection E	DIL				



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0				
eset Value	0	0	0	0	0	0	0	0				
ead/Write	RW	RW	RW	RW	RW	RW	RW	RW				
ddressing Mode	Register	addressing	mode only									
,	P2.7 External Interrupt (INT9) Pending Flag Bit (NOTE)											
	0 No	P2.7 extern	al interrupt	pending (W	/hen read)							
	1 P2.	7 external i	nterrupt is p	pending (Wh	nen read)							
5	P2.6 Ext	ernal Interi	upt (INT9)	Pending F	lag Bit							
	0 No	P2.6 extern	al interrupt	pending (N	/hen read)							
	1 P2.	6 external i	nterrupt is p	pending (Wh	nen read)							
5	P2.5 Ext	ernal Intern	upt (INT9)	Pending F	lag Bit							
	0 No	P2.5 extern	al interrupt	pending (W	/hen read)							
	1 P2.	5 external i	nterrupt is p	ending (Wh	nen read)							
1			,	Pending F pending (w	-							
				pending (w								
					,							
3			,	Pending F	-							
				pending (N								
	1 P2.	3 external i	nterrupt is p	pending (Wh	nen read)							
2	P2.2 Ext	ernal Interi	upt (INT7)	Pending F	lag Bit							
	0 No	P2.2 extern	al interrupt	pending (W	/hen read)							
	1 P2.	2 external i	nterrupt is p	pending (Wh	nen read)							
	P2.1 Ext	ernal Interi	upt (INT6)	Pending F	laq Bit							
			,	pending (N	-							
				pending (Wr								
	D2 0 E-4	ornal Inter-	UD4 (INITE)	Donding 5	log Dit							
)				Pending F pending (W	-							

NOTE: To clear an interrupt pending condition, write a "0" to the appropriate pending flag bit. Writing a "1" to an interrupt rending flag (P2PND.0–7) has no effect.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register	addressing	mode only					
7	P2.7 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
6	P2.6 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
5	P2.5 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
l	0 Dis	I-up Resist able pull-up able pull-up	resistor	Bit				
3	P2.3 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
2	P2.2 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
I	P2.1 Pul	I-up Resist	or Enable	Bit				
	0 Dis	able pull-up	resistor					
	1 Ena	able pull-up	resistor					
0	P2.0 Pul	I-up Resist	or Enable	Bit				
		able pull-up						



4.1.32 P3CON: Port 3 Control Register (EFH, Set1, Bank0)

Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	()	0	0	0	0	0	0	0		
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW		
Addressing Mode	Reg	ister a	ddressing	mode only							
7 and .6	Alte	rnativ	e Functio	n Select B	its						
	0	0	P3.0: T(DPWM/TOC	AP/T1CAP	/T2CAP, P	3.1: REM/1	TOCK			
	Ot	Others P3.0: T0PWM/T0CAP, P3.3: T1CAP/T2CAP, P3.1: REM, P3.2: T00									
5	P3.1	Fund	tion Selec	ction Bit							
	0	Norn	rmal I/O selection								
	1	Alter	native fund	tion enable	e (REM/TOC	CK)					
4 and .3	P3.1	Mod	e Selectio	n Bits							
	0	0	Schmitt tr	igger input	mode						
	0	1	Open- dra	ain output n	node						
	1	0	Push pull	output mod	de						
	1	1	Schmitt tr	igger input	with pull up	resistor.					
				00 1							
				00 1							
2	Fun	ction	Selection	Bit for P3.							
2	Fun	r	Selection	Bit for P3.							
2		Norn	nal I/O sele	Bit for P3.			λΡ, Ρ3.3: T	1CAP/T2C	AP)		
2	0	Norn	nal I/O sele	Bit for P3.	0 & P3.3		λΡ, Ρ3.3: T	1CAP/T2C	AP)		
	0	Norn Alter	nal I/O sele	Bit for P3. ection	0 & P3.3		\P, P3.3: T	1CAP/T2C	AP)		
	0	Norn Alter	nal I/O sele native func e Selectio	Bit for P3. ection	0 & P3.3 e (P3.0: TOF		λΡ, Ρ3.3: T	1CAP/T2C	AP)		
2 1 and .0	0 1 P3.0	Norn Alter	nal I/O sele native func e Selectio Schmitt tri	Bit for P3. ection ction enable n bits	0 & P3.3 e (P3.0: TOP mode		λΡ, Ρ3.3: T	1CAP/T2C	AP)		

NOTE:

1. The port 3 data register, P3, at location E3H, set1, bank0, contains seven bit values which correspond to the following Port 3 pin functions (bit 6 is not used for the S3F80QB:

Schmitt trigger input with pull up resistor.

a. Port3, bit[7]: carrier signal on ("1") or off ("0").

1

1

- b. Port3, bit[1:0]: P3.1/REM/T0CK pin, bit 0: P3.0/T0PWM/T0CAP/T1CAP pin.
- c. Port3, bit[3:2]: P3.3, P3.2 are selected only to input pin with pull up resistor automatically.
- d. Port3, bit[5:4]: P3.5, P3.4 are selected into digital I/O by setting P345CON register at E1H, Set1, Bank1.
- 2. The alternative function enable/disable are enabled in accordance with function selection bit (bit[5] and bit[2]).
- 3. The pin assign for alternative functions can be selectable relating to mode selection bit (bit0, 1, 2, 3, 4 and 5)
- 4. Following Table is the specific example about the alternative function and pin assignment according to the each bit control of P3CON



					-									
		P30	ON			Eac	Each Function Description and Assignment to P3.0-P3.3							
B5	B4	B 3	B2	B1	B0	P3.0	P3.1	P3.2	P3.3					
0	х	х	0	х	х	Normal I/O	Normal I/O	Normal Input	Normal Input					
0	х	х	1	0	0	T0_CAP	Normal I/O	Normal Input	T1CAP/Normal Input					
0	х	х	1	1	1	T0_CAP	Normal I/O	Normal Input	T1CAP/Normal Input					
0	х	х	1	0	1	T0PWM	Normal I/O	Normal Input	T1CAP/Normal Input					
0	х	х	1	1	0	T0PWM	Normal I/O	Normal Input	T1CAP/Normal Input					
1	0	0	0	х	х	Normal I/O	Normal Input	TOCK	Normal Input					
1	1	1	0	х	х	Normal I/O	Normal Input	TOCK	Normal Input					
1	0	1	0	х	х	Normal I/O	REM	TOCK	Normal Input					
1	1	0	0	х	х	Normal I/O	REM	TOCK	Normal Input					
1	0	0	1	0	0	T0_CAP	Normal Input	T0CK/Normal Input	T1CAP/Normal Input					
1	1	1	1	1	1	T0_CAP	Normal Input	T0CK/Normal Input	T1CAP/Normal Input					
1	0	1	1	0	1	T0PWM	REM	T0CK/Normal Input	T1CAP/Normal Input					
1	1	0	1	1	0	T0PWM	REM	T0CK/Normal Input	T1CAP/Normal Input					
1	0	0	1	0	1	T0PWM	Normal Input	T0CK/Normal Input	T1CAP/Normal Input					
1	1	1	1	1	0	T0PWM	Normal Input	T0CK/Normal Input	T1CAP/Normal Input					
1	0	1	1	0	0	T0_CAP	REM	T0CK/Normal Input	T1CAP/Normal Input					
1	1	0	1	1	1	T0_CAP	REM	T0CK/Normal Input	T1CAP/Normal Input					

Table 4-3 Each Function Description and Pin Assignment of P3CON



3.5 Mod 0 0 0 1 1 0	Open-drai	n Bits		_	-	_	0 RW							
egister a 3.5 Moc 0 0 0 1 1 0	addressing le Selectio CMOS inp Open-drai	mode only n Bits put mode		_	_	_	RW							
3.5 Mod 0 0 0 1 1 0	le Selection CMOS inp Open-drai	n Bits												
D 0 D 1 1 0	CMOS inp Open-drai	out mode	ada											
D 1 1 0	Open-drai													
1 0		in output m	ada			0 0 CMOS input mode								
	Push-pull	0 1 Open-drain output mode												
	1 0 Push-pull output mode													
1 1 CMOS input with pull up mode														
P3.4 Mode Selection Bits														
0 0 CMOS input mode														
0 1 Open-drain output mode														
1 0 Push-pull output mode														
1 1 CMOS input with pull up mode														
I	1													
ot used	for S3F80C	QB.												
	D 0 D 1 1 0 1 1	00CMOS inp01Open-dra10Push-pull11CMOS inp	00CMOS input mode01Open-drain output mode10Push-pull output mode	00CMOS input mode01Open-drain output mode10Push-pull output mode11CMOS input with pull up mode	00CMOS input mode01Open-drain output mode10Push-pull output mode11CMOS input with pull up mode	0 CMOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode	0 0 CMOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode							

4.1.33 P345CON: Port3[4:5] Control Register (E1H, Set1, Bank1)

Control Register Selection Bit

0 P4CON Register selection 1 P4CONH/P4CONL Register selection

NOTE: After CPU reset, P3.4 and P3.5 will be Open-drain output mode by the reset value of P345CON register at E1H, Set1, and Bank1. P345CON will be initialized as "50h" to set P3.4 into the open-drain output mode after reset operation. Port4 control register P4CON will be selected by the reset value of P345CON.0 bit. If you use the Port4 input and output mode, set P345CON.0 to "1".



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	_	_	0	0	_	_	0	0	
Read/Write	_	_	RW	RW	_	_	RW	RW	
Addressing Mode	Register	addressing	mode only	,					
7 and .6	Not used	for S3F800	QB						
5	P3.5 Ou	put Mode F	Pull-up Re	sistor Enal	ole Bit				
	0 Disable pull-up resistor								
	1 Ena	able pull-up	resistor						
4		put Mode F	•	sistor Enal	ole Bit				
4	0 Dis	put Mode F able pull-up able pull-up	resistor	sistor Enal	ole Bit				
	0 Dis 1 Ena	able pull-up	resistor resistor	sistor Enal	ole Bit				
3 and .2	0 Dis 1 Ena Not used	able pull-up able pull-up for S3F80F put Mode F	resistor resistor PB Pull-up Re						
3 and .2	0 Dis 1 Ena Not used P3.1 Our 0 Dis	for S3F80F put Mode F	resistor resistor PB Pull-up Re resistor						
3 and .2	0 Dis 1 Ena Not used P3.1 Our 0 Dis	able pull-up able pull-up for S3F80F put Mode F	resistor resistor PB Pull-up Re resistor						
3 and .2 1	0 Dis 1 Ena Not used 93.1 Our 0 Dis 1 Ena	for S3F80F put Mode F	resistor resistor PB Pull-up Re resistor resistor	sistor Enal	ble Bit				
.4 .3 and .2 .1	0 Dis 1 Ena Not used P3.1 Our 0 Dis 1 Ena P3.0 Our	able pull-up able pull-up for S3F80F put Mode F able pull-up able pull-up	resistor resistor PB Pull-up Re resistor resistor Pull-up Re	sistor Enal	ble Bit				



	_	ster (F0H, S	T	-	1	1	r			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	0	0	0	0	0	0	0	0		
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW		
Addressing Mode	Register addressing mode only									
.7	P4.7 Mode Selection Bit									
	0 Open-drain output mode									
	1 Pu	sh-pull outpu	ut mode							
.6	P4.6 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.5	P4.5 Mode Selection Bit									
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.4	P4.4 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.3	P4.3 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.2	P4.2 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.1	P4.1 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu	ut mode							
.0	P4.0 Mo	de Selectio	n Bit							
	0 Op	en-drain out	put mode							
	1 Pu	sh-pull outpu								



Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	L	1	1	1	1	1	1	1	1	
Read/Write	RW		RW	RW	RW	RW	RW	RW	RW	
Addressing Mode	Register addressing mode only									
7 and .6	P4.7 Mode Selection Bits									
	0 0 CMOS input mode									
	0	0 1 Open-drain output mode								
	1 0 Push-pull output mode									
	1 1 CMOS input with pull up mode									
3 and .2	0 0 CMOS input mode 0 1 Open-drain output mode 1 0 Push-pull output mode 1 1 CMOS input with pull up mode									
	0	0	CMOS inp							
	0 1 Open-drain output mode									
	1 0 Push-pull output mode									
	1 1 CMOS input with pull up mode									
1 and .0	P4.4	Mod	le Selectio	n Bits						
	0	0	CMOS inp	out mode						
	0	1	Open-dra	in output m	ode					
	1 0 Push-pull output mode									

NOTE: After CPU reset, P4.7–P4.4 will be CMOS input with pull up mode by the reset value of P4CONH register.

1

1

CMOS input with pull up mode



Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		1	1	1	1	1	1	1	1		
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW		
Addressing Mode	Reg	Register addressing mode only									
7 and .6	P4.3 Mode Selection Bits										
	0	0	0 CMOS input mode								
	0	1	Open-drai	n output m	ode						
	1	0	Push-pull output mode								
	1	1	CMOS inp	ut with pul	l up mode						
5 and .4	P4.2 Mode Selection Bits										
	0										
	0	1	Open-drain output mode								
	1	1 0 Push-pull output mode									
	1	1 1 CMOS input with pull up mode									
3 and .2	P4.1 Mode Selection Bits										
	0	0 0 CMOS input mode									
	0	0 1 Open-drain output mode									
	1 0 Push-pull output mode										
	1	1 1 CMOS input with pull up mode									
4 1 0	D 4 4			D'4							
1 and .0	P4.0 Mode Selection Bits										
	0	0									
	0	1									
	1	0									
	1	1	1 CMOS input with pull up mode								

4.1.37 P4CONL: Port 4 Control Register (Low Byte) (E3H, Set1, Bank1)

NOTE: After CPU reset, P4.3–P4.0 will be CMOS input with pull up mode by the reset value of P4CONL register.


Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Registe	er addressing	mode only					
7	P4.7 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Di	sable pull-up	resistor					
	1 Er	able pull-up i	resistor					
6	P4.6 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Di	sable pull-up	resistor					
	1 Er	able pull-up i	resistor					
5	P4.5 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Di	sable pull-up	resistor					
	1 Er	able pull-up i	resistor					
1	0 Di	utput Mode I sable pull-up nable pull-up I	resistor	sistor Enal	ble Bit			
3		utput Mode I		cistor Engl	blo Bit			
5		sable pull-up	-					
		able pull-up i						
2	P4.2 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Di	sable pull-up	resistor					
	1 Er	able pull-up i	resistor					
l	P4.1 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
	0 Di	sable pull-up	resistor					
	1 Er	able pull-up i	resistor					
D	P4.0 O	utput Mode I	Pull-up Re	sistor Enal	ble Bit			
		sable pull-up	-					
	1 Er	able pull-up i	resistor					



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register	addressing	mode only					
.7– .4	Destinat	ion Regist	er Page Se		S			
.7– .4	Destinati	ion Regist	er Page Se					
.7– .4		1 1	er Page Se	lection Bit				
.7– .4 .3– .0	0 0	0 0	er Page Se	lection Bit on: page 0 ⁽				

4.1.39 PP: Register Page Pointer (DFH, Set1, Bank0)

NOTE: In the S3F80QB microcontroller, a paged expansion of the internal register file is not implemented. For this reason, only page 0 settings are valid. Register page pointer values for the source and destination register page are automatically set to "0000B" following a hardware reset. These values should not be changed curing normal operation.



Bit Identifier	.7	7.6	.5	.4	.3	.2	.1	.0
lead/Write	_		_	RW	RW	RW	RW	RW
ddressing Mode	Regi	ster addressi	ng mode only	/				
′ - .5	Not u	used for S3F8	30QB.					
Ļ	nRE	SET Pin Indi	cating Bit					
	0	Reset is not	generated by	nRESET pi	n (When re	ead)		
	1	Reset is gen	erated by nR	ESET pin (V	Vhen read)			
2	1	Reset is not provide the Reset is generation of the Reset Indice	erated by P0					
	0	Reset is not	generated by	WDT (Whe	n read)			
	1	Reset is gen	erated by WE	DT (When re	ad)			
	LVD	Reset Indica	ating Bit					
	0	Reset is not	generated by	LVD (Wher	n read)			
	1	Reset is gen	erated by LV	D (When rea	ad)			
)	POR	Reset Indic	ating Bit					
	0	Reset is not	generated by	POR (Whe	n read)			
	1	Reset is gen	erated by PO	R (When re	ad)			



	Olai								
	.7	.6	.5	.4	.3	.2	.1	.0	
POR			_	0	0	0	(1)	(1)	-
LVD			-	0	0	0	(1)	(2)	
WDT, Key-in, or nReset Pin		_	_		(3)		(2)	(2)	

State of RESETID Depends on Reset Source

NOTE:

1. To clear an indicating register, write a "0" to indicating flag bit. Writing a "1" to an reset indicating flag (RESETID.0–4) has no effect.

2. Not affected by any other reset.

 Bits corresponding to sources that are active at the time of reset will be set. If POR reset occurs, both POR and LVD bit are set because LVD level is above POR level. POR and LVD bit are not cleared by WDT or nRST or S/W reset.

-	-		-	1		1		1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	0	-	-	_
Read/Write	RW	RW	RW	RW	RW	_	_	_
Addressing Mode	Register a	addressing	mode only					
.7–.3	Register p areas in th two 8 byte RP0 point	oointer 0 ca ne register e register sl	file. Using t ices at one ss C0H in re	alue dently point the register time as ac egister set ?	pointers R tive workin	P0 and RP g register s	1, you can pace. After	select a reset,
.2–.0	Not used	for S3F800	QB.					

4.1.41 RP0: Register Pointer 0 (D6H, Set1, Bank0)

4.1.42 RP1: Register Pointer 1 (D7H, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	1	_	_	_
Read/Write	RW	RW	RW	RW	RW	_	_	_
Addressing Mode	Register a	ddressing	mode only					
.7–.3	Register p areas in th two 8 byte RP1 point	oointer 1 ca ne register e register sl	Address Va n independ file. Using t ices at one as C8H in re FH.	ently point he register time as ac	pointers R tive workin	P0 and RP g register s	1, you can pace. After	select a reset,
2– .0	Not used f	for S3F80C)B.					

4.1.43 SPL: Stack Pointer (Low Byte) (D9H, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	х	х	х	х	х	х	х	х
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Register a	addressing	mode only.					
.7–.0	Stack Po	inter Addro	ess (Low E	Byte)				
	The SP va	alue is unde	efined follow	wing a rese	et.			



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
ead/Write	RW	RW	RW	RW	RW	RW	RW	RW
ddressing Mode	Regist	er addressing	mode only	,				
7	SPI In	terrupt Enabl	e/Disable	Bit				
		PI Interrupt Di						
	1 S	PI Interrupt Er	nable					
5	SPI EI	able Bit						
	0 S	PI Disable						
	1 S	PI Enable						
5	Data (Order Selectio	on Bit					
	0 L	SB First						
		SB First						
1	1 N		Selection	Bit				
4	1 Maste	SB First	Selection	Bit				
4	1 M Maste	SB First r/Slave Mode	Selection	Bit				
	1 M Maste 0 S 1 M	SB First r/Slave Mode ave Mode aster Mode	Selection	Bit				
4 3	1 M Maste 0 S 1 M	SB First r/Slave Mode ave Mode		Bit				
	1 M Maste 0 S 1 M Clock	SB First r/Slave Mode ave Mode aster Mode Polarity Bit	n Idle	Bit				
	1 M Maste 0 S 1 M Clock	SB First r/Slave Mode ave Mode aster Mode Polarity Bit lock Low whe	n Idle	Bit				
3	1 M 0 S 1 M Clock 0 0 C 1 C	SB First r/Slave Mode ave Mode aster Mode Polarity Bit lock Low whe	n Idle	Bit				
3	1 Maste 0 S 1 M Clock 0 0 C 1 Clock 0 S	SB First r/Slave Mode ave Mode aster Mode Polarity Bit lock Low whe lock High whe Phase Bit ample on the	n Idle n Idle eading edg	ge of SPCK				
3	1 Maste 0 S 1 M Clock 0 0 C 1 Clock 0 S	SB First r/Slave Mode ave Mode aster Mode Polarity Bit lock Low whe lock High whe Phase Bit	n Idle n Idle eading edg	ge of SPCK				
3	1 M 0 S 1 M 0 S 1 M Clock 0 0 C 1 C 0 C 1 C 0 S 1 S 1 S	SB First r/Slave Mode ave Mode aster Mode Polarity Bit lock Low whe lock High whe Phase Bit ample on the	n Idle n Idle eading edg	ge of SPCK				
3 2	1 M 0 S 1 M 0 S 1 M Clock 0 0 C 1 C 0 C 1 C 0 S 1 S 1 S	SB First	n Idle n Idle eading edg	ge of SPCK				
3	1 M 0 S 1 M 0 S 1 M Clock 0 0 S 1 Clock 0 S 1 S 1 S SPCK S	SB First	n Idle n Idle eading edg	ge of SPCK				
	1 Maste 0 S 1 M 0 S 1 M Clock 0 0 C 1 Clock 0 S 1 S SPCK 0 0 0	SB First	n Idle n Idle eading edg	ge of SPCK				



4.1.45 SPISTAT: SPI St	atus Reg	gister (EAH, Se	et1, Bank1)					
Bit Identifier	.7	7.6	.5	.4	.3	.2	.1	.0
Reset Value	C	0 0	0	_	_	_	_	0
Read/Write	F	R R	R	_	_	-	_	RW
Addressing Mode	Regi	ster addressing	g mode only					
.7	SPI I	Interrupt Pend	ling Bit					
	0	No pending						
	1	Interrupt pendi	ng					
.6	SDI I	Enable Bit						
.0		No write collision	on					
	1	Write collision						
.5	Mod	e Fault Bit						
		No Mode fault						
	1	Mode fault						
4 and .1	Not u	used for S3F80	QB.					
.0	Doul	ble SPI Speed	Bit					
		Single						
	1	Double when in	n Master Mo	ode				



4.1.46 STOPCON: Stop Control Register (FBH, Set1, Bank0)

Bit Identifier	.7	.6	.5	.4	Ļ	.3	.2	.1	.0
Reset Value	0	0	0	C)	0	0	0	0
Read/Write	W	W	W	V	/	W	W	W	W
Addressing Mode	Register	addressing	mode on	у					
.7–.0	Stop Co	ntrol Regis	ter Enabl	e Bits					
	1 0	1 0	0 1	0	1	Enable St	op Mode		
		Othe	r value			Disable S	top Mode		

NOTE:

1. To get into Stop Mode, stop control register must be enabled just before STOP instruction.

2. When Stop Mode is released, stop control register (STOPCON) value is cleared automatically.

3. It is prohibited to write another value into STOPCON.



Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	_	_	х	х	x	0	0
Read/Write	R	W	_	_	RW	RW	RW	RW	RW
Addressing Mode	Reg	lister a	address	ing mode o	only				
7	Tri-	State	Extern	al Interfac	e Control Bit	(1)			
	0	Norr	nal ope	ration (Dis	able tri-state	operation)			
	1	Set	externa	l interface	lines to high i	mpedance (I	Enable tri-st	tate operat	ion)
6 and .5	Not	used	for S3F	80QB ⁽²⁾					
4– .2	Fas	t Intei	rrupt Lo	evel Selec	tion Bits ⁽³⁾				
	0	0	0 I	RQ0					
	0	0	1 I	RQ1					
	0	1	0 1	RQ2					
	0	1	1 I	RQ3					
	1	0	0 I	RQ4					
	1	0	1 I	RQ5					
	1	1	0 1	RQ6					
	1	1	1 I	RQ7					
1	Fas	t Intei	rrupt E	nable Bit ⁽	4)				
	0	Disa	ble fast	interrupt p	processing				
	1	Ena	ble fast	interrupt p	rocessing				
0	Glo	bal In	terrupt	Enable Bi	it ⁽⁵⁾				
	0	Disa	ble glol	bal interrup	t processing				
	1	Ena	ble alob	al interrup	t processing				

4.1.47 SYM: System Mode Register (DEH, Set1, Bank0)

- 1. Because an external interface is not implemented for the S3F80QB, SYM.7 must always be "0".
- 2. Although the SYM register is not used, SYM.5 should always be "0". If you accidentally write a "1" to this bit during normal operation, a system malfunction may occur.
- 3. You can select only one interrupt level at a time for fast interrupt processing.
- 4. Setting SYM.1 to "1" enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.
- 5. Following a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0)



.76 T	Timer 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	ter addressing 0 Input Clock 0 f _{OSC} /4096 1 f _{OSC} /256 0 f _{OSC} /8 1 External of 0 Interval till 1 Capture r 0 Capture r 1 PWM mo	Selection Clock input Mode Sele mer mode (Risir node (Risir node (Fallir de (Match a	A Bits	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
Addressing Mode R 76 T 5 and .4 T 3 T	Regist Imer 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ter addressing 0 Input Clock 0 f _{OSC} /4096 1 f _{OSC} /256 0 f _{OSC} /8 1 External of 0 Interval till 1 Capture r 0 Capture r 1 PWM mo	mode only Selection Clock input Mode Sele mer mode mode (Risir node (Fallin de (Match a	A Bits (At the TOC ction Bits (Counter cle ng edges, co ng edges, c	K pin, P3.1 eared by m ounter runn ounter runn	or P3.2) atch signal, ing, OVF ir ning, OVF ir) hterrupt car	n occur)
76 T	Timer 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	0 for the second se	Selection Clock input Mode Sele mer mode (Risir node (Risir node (Fallir de (Match a	(At the TOC ction Bits (Counter cle ng edges, co ng edges, c	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
5 and .4 T	0 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1	0 f _{OSC} /4096 1 f _{OSC} /256 0 f _{OSC} /256 1 External of 1 External of 0 Interval til 1 Capture r 0 Capture r 1 PWM mo	clock input Mode Sele mer mode (node (Risir node (Fallin de (Match a	(At the TOC ction Bits (Counter cle ng edges, co ng edges, c	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
5 and .4 T	0 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1fosc/2560fosc/81External of0Operating I0Interval time1Capture r0Capture r1PWM mode0Counter CI	clock input Mode Sele mer mode (node (Risir node (Fallir de (Match a	ction Bits (Counter cleaning edges, connig	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
5 and .4 T	1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0fosc/81External of0Operating I0Interval time1Capture r0Capture r1PWM mode0Operating I0Operating I0Capture r1Image: 1 time0Operating I0Operating I0Op	Mode Sele mer mode node (Risir node (Fallin de (Match a	ction Bits (Counter cleaning edges, connig	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
5 and .4 T	1 0 0 1 1 0	1External of0Operating I0Interval time1Capture r0Capture r1PWM mode0Counter Cl	Mode Sele mer mode node (Risir node (Fallin de (Match a	ction Bits (Counter cleaning edges, connig	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
5 and .4 T	'imer 0 0 1 1	O Operating I0Interval til1Capture r0Capture r1PWM mo	Mode Sele mer mode node (Risir node (Fallin de (Match a	ction Bits (Counter cleaning edges, connig	eared by m ounter runn ounter runr	atch signal) ing, OVF ir ning, OVF i	nterrupt car	,
3 T	0 0 1 1 1	 0 Interval til 1 Capture r 0 Capture r 1 PWM mo 	mer mode (node (Risir node (Fallin de (Match a	(Counter cle ng edges, co ng edges, c	ounter runn ounter runr	ning, OVF ir ning, OVF i	nterrupt car	,
3 T	0 0 1 1 1	 0 Interval til 1 Capture r 0 Capture r 1 PWM mo 	mer mode (node (Risir node (Fallin de (Match a	(Counter cle ng edges, co ng edges, c	ounter runn ounter runr	ning, OVF ir ning, OVF i	nterrupt car	,
3 T	0 1 1 	1Capture r0Capture r1PWM mo0Counter Cl	node (Risir node (Fallir de (Match a	ng edges, co ng edges, c	ounter runn ounter runr	ning, OVF ir ning, OVF i	nterrupt car	,
3 T	1 1	0 Capture r 1 PWM mo	node (Fallin de (Match a	ng edges, c	ounter runr	ning, OVF i	•	,
3 T	1	1 PWM mo	de (Match a	0 0				
3 T	imer	0 Counter Cl				,		
L		No effect (Whe	en write)					
2 Т	1 C	Clear T0 count	er, T0CNT	(When write	e)			
۲ ا	·:			abla Dit (N				
	1	0 Overflow Ir Disable T0 ove	-		0.12)			
—		Enable T0 ove		•				
	. -			μ				
1 Т	imer	0 Match/Cap	ture Interro	upt Enable	Bit			
Γ	0 C	Disable T0 mat	tch/capture	interrupt				
	1 E	Enable T0 mat	ch/capture	interrupt				
	1	0 Match/Cap		-				
		No T0 match/c			• •			
		Clear T0 match	•		•	•	write)	
		T0 match/captu No effect (Whe		t is pending) (When rea	ad)		

NOTE: A timer 0 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 0 match/capture interrupt, IRQ0, vector FCH, must be cleared by the interrupt service routine (S/W).

4.1.49 T1CON: Timer 1 Control Register (FAH, Set1, Bank0)

Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	jister a	addressing	mode only					
7 and .6	Tim	er 1 l	nput Cloci	Selection	Bits				
	0	0	f _{OSC} /4						
	0	1	f _{OSC} /8						
	1	0	f _{OSC} /16						
	1	1	Internal c	lock (Count	ter A flip-flo	p, T-FF)			
Fond 4	Tim	or 1 C)noroting	Mada Sala	otion Bito				
5 and .4		1	· ·	Mode Sele		orod by m	atab aigna	1)	
	0	0		mer mode (,	
	0	1		node (Risin			•		
	1	0	· ·	node (Fallir	0 0			,	
	1	1	occur)	node (Risin	ig and failin	ig edges, c	ounter runi	ling, Ovr d	an
3	Tim	or 1 (Counter Cl	oor Dit					
2	0		effect (Whe						
	1			er, T1CNT	(When writ	e)			
		0.00		.,	(•)			
2	Tim	er 1 C	Overflow Ir	nterrupt En	able Bit ^{(N}	IOTE)			
	0	Disa	able T1 ove	rflow interr	upt				
	1	Ena	ble T1 ove	rflow interru	ıpt				
						-			
1	0	1		ture Interru tch/capture	•	Bit			
		-		ch/capture					
	1	LIId		circapture	menupi				
	Tim	er 1 N	/latch/Cap	ture Interru	upt Pendin	g Flag Bit			
)		No 7	[1 match/c	apture inter	rupt pendir	ng (When r	ead)		
)	0	INO I							
)	0	-		n/capture in	terrupt pen	ding condit	tion (When	write)	
0		Clea	ar T1 match	n/capture in ure interrup		-		write)	

NOTE: A timer 1 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 1 match/ capture interrupt, IRQ1, vector F6H, must be cleared by the interrupt service routine (S/W).

4.1.50 T2CON: Timer 2 Control Register (E8H, Set1, Bank1)

Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	W	RW	RW	RW	RW	RW	RW	RW
Addressing Mode	Reg	ister a	addressing	mode only					
.7 and .6	Tim	er 2 li	nput Clock	Selection	Bits				
	0	0	f _{OSC} /4						
	0	1	f _{OSC} /8						
	1	0	f _{OSC} /16						
	1	1	Internal cl	ock (Coun	ter A flip-flo	p, T-FF)			
			•						
5 and .4	Tim	er 2 C	Operating I	Node Sele	ction Bits				
	0	0	Interval tir	mer mode	(Counter cle	eared by m	atch signal)	
	0	1	Capture n	node (Risir	ng edges, co	ounter runr	ning, OVF o	an occur)	
	1	0	Capture n	node (Fallii	ng edges, c	ounter runi	ning, OVF	can occur)	
	1	1	Capture n occur)	node (Risir	ng and fallin	g edges, c	ounter runr	ning, OVF c	an
.3	Tim	er 2 (Counter Cl	ear Bit					
	0	No e	effect (Whe	n write)					
	1	Clea	ar T2 count	er, T2CNT	(When writ	e)			
2	Tim	er 2 C	Overflow Ir	terrupt Er	hable Bit ^{(N}	OTE)			
	0	Disa	ble T2 ove	rflow interr	upt				
	1	Ena	ble T2 over	flow interru	upt				
1	Tim	er 2 N	latch/Capt	ure Interr	upt Enable	Bit			
-	0	1	ble T2 mat						
	1		ble T2 mate						
	L	1			•				
0	Tim	er 2 N	latch/Capt	ure Interr	upt Pendin	g Flag Bit			
0	Tim 0	1	•		u pt Pendin rrupt pendir				
0		No 1	2 match/c	apture inte	•	ng (When r	ead)	write)	
.0	0	No T Clea	Γ2 match/ca ar T2 match	apture inter /capture in	rrupt pendir	ng (When re ding condit	ead) ion (When	write)	

NOTE: A timer 2 overflow interrupt pending condition is automatically cleared by hardware. However, the timer 2 match/ capture interrupt, IRQ3, vector F2H, must be cleared by the interrupt service routine (S/W).

5 Interrupt Structure

5.1 Overview

The S3F8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

5.1.1 Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0 – level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3F80QB interrupt structure recognizes eight interrupt levels (IRQ0–IRQ7) with H/W reset.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are simply identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR register settings lets you define more complex priority relationships between different levels.

5.1.2 Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for S3F8-series devices is always much smaller.) If an interrupt level has more than one vector address, the vector priorities are set in hardware. The S3F80QB uses twenty vectors. Two vector addresses are shared by four interrupt sources.

5.1.3 Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow, for example. Each vector can have several interrupt sources. In the S3F80QB interrupt structure, there are 26 possible interrupt sources.

When a service routine starts, the respective pending bit is either cleared automatically by hardware or is must be cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method is used to clear its respective pending bit.



5.1.4 Interrupt Types

The three components of the S3C8/S3F8-series interrupt structure described above-levels, vectors, and sources - are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level; (see *Figure 5-1*):

- Type 1: One level (IRQn) + one vector (V₁) + one source (S₁)
- Type 2: One level (IRQn) + one vector (V₁) + multiple sources (S₁-S_n)
- Type 3: One level (IRQn) + multiple vectors (V₁-V_n) + multiple sources (S₁-S_n, S_n + 1-S_n + m)

In the S3F80QB microcontroller, all three interrupt types are implemented.



Figure 5-1 S3C8/S3F8-Series Interrupt Types

The S3F80QB microcontroller supports twenty-four interrupt sources. Sixteen of the interrupt sources have a corresponding interrupt vector address; the remaining eight interrupt sources share by two vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in *Figure 5-2*.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts: All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.



Levels	5(9) Vectors(20) Г 100H		Sources (26) Basic timer overflow	Reset/Clear H/W
IRQ0	FCH FAH	~	Timer 0 match/capture Timer 0 overflow	S/W H/W
IRQ1	F6H		Timer 1 match/capture Timer 1 overflow	S/W H/W
IRQ2	——— ЕСН ——— ЕЕН ——— ЕАН ———	1	Counter A FRT match SPI interrupt	H/W S/W H/W, S/W
IRQ3	F2H F0H	0	Timer 2 overflow	S/W H/W
IRQ4	D6H	2	P2.3 external interruptP2.2 external interruptP2.1 external interruptP2.0 external interrupt	S/W S/W S/W
IRQ5	D8H	0	P2.7 external interrupt P2.6 external interrupt P2.5 external interrupt	S/W S/W S/W
IRQ6	E6H E4H E2H E0H	3 2 1 0	 P2.4 external interrupt P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt 	S/W S/W S/W S/W
IRQ7		0	P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	S/W S/W S/W S/W



NOTE: Reset interrupt vector address (Basic timer overflow) can be varied by Smart Option.



5.1.5 Interrupt Vector Addresses

All interrupt vector addresses for the S3F80QB interrupt structure are stored in the vector address area of the internal program memory ROM, 00H–FFH; (see *Figure 5-3*).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses; (see <u>Table 5-1</u> lists all vector addresses).

The program reset address in the ROM is 0100H. Reset address can be changed by Smart Option; (see <u>Table 5-3</u> or <u>Figure 5-2</u>).



Figure 5-3 ROM Vector Address Area

Vector Address		Interrupt Source	Rec	quest	Reset	/Clear
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
256	100H	Basic timer overflow/POR	RESET	_	\checkmark	
252	FCH	Timer 0 match/capture	IRQ0	1		
250	FAH	Timer 0 overflow		0	\checkmark	
246	F6H	Timer 1 match/capture	IRQ1	1		
244	F4H	Timer 1 overflow		0	\checkmark	
236	ECH	Counter A	IRQ2	2	\checkmark	
238	EEH	FRT match		1		
234	EAH	SPI interrupt		0	\checkmark	
246	F2H	Timer 2 match/capture	IRQ3	1		
244	F0H	Timer 2 overflow		0	\checkmark	
232	E8H	P0.7 external interrupt		1		
232	E8H	P0.6 external interrupt		1		
232	E8H	P0.5 external interrupt		1		
232	E8H	P0.4 external interrupt		1		
230	E6H	P0.3 external interrupt	IRQ6	3		
228	E4H	P0.2 external interrupt		2		
226	E2H	P0.1 external interrupt		1		
224	E0H	P0.0 external interrupt		0		
216	D8H	P2.7 external interrupt	IRQ5	-		
216	D8H	P2.6 external interrupt		_		
216	D8H	P2.5 external interrupt		_		
216	D8H	P2.4 external interrupt		_		
214	D6H	P2.3 external interrupt	IRQ4	3		
212	D4H	P2.2 external interrupt		2		\checkmark
210	D2H	P2.1 external interrupt		1		\checkmark
208	D0H	P2.0 external interrupt		0		\checkmark

Table 5-1 S3F80QB Interrupt Vectors

NOTE:

1. Interrupt priorities are identified in inverse order: "0" is highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level content, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.

3. Reset (Basic timer overflow or POR) interrupt vector address can be changed by Smart Option (See Figure 2-2).

5.1.6 Enable/Disable Interrupt Instructions (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, and according to the established priorities.

NOTE: The system initialization routine that is executed following a reset must always contain an EI instruction to globally enable the interrupt structure.

During normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register. Although you can manipulate SYM.0 directly to enable or disable interrupts, we recommend that you use the EI and DI instructions instead.

5.1.6.1 System-Level Interrupt Control Registers

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	RW	Function Description
Interrupt Mask Register	IMR	RW	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt Priority Register	IPR	RW	Controls the relative processing priorities of the interrupt levels. The eight levels of the S3F80QB are organized into three groups: A, B and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3, IRQ4 and group C is IRQ5, IRQ6 and IRQ7.
Interrupt Request Register	IRQ	R	This register contains a request pending bit for each interrupt level.
System Mode Register	SYM	RW	A dynamic global interrupt processing enables/disables, fast interrupt processing, and external interface control (an external memory interface is not implemented in the S3F80QB microcontroller).

Table 5-2 Interrupt Control Register Overv	iew
--	-----

5.1.7 Interrupt Processing Control Points

Interrupt processing can therefore be controlled in two ways: globally or by a specific interrupt level and source.

The system-level control points in the interrupt structure are, therefore:

- Global interrupt enable and disable (by EI and DI instructions or by a direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers
- **NOTE:** When writing the part of your application program that handles the interrupt processing, be sure to include the necessary register file address (register pointer) information.



Figure 5-4 Interrupt Function Diagram



5.1.8 Peripheral Interrupt Control Registers

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by that peripheral; (see <u>Table 5-3</u>).

Table 5-3 Vectored Interrupt Source Control and Data Registers							
Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1	Bank			
Timer 0 match/capture or Timer 0 overflow	IRQ0	T0CON ^(NOTE) T0DATA	D2H D1H	Bank 0			
Timer 1 match/capture or Timer 1 overflow	IRQ1	T1CON ^(NOTE) T1DATAH, T1DATAL	FAH F8H, F9H	Bank 0			
Counter A P0.7 or FRT match or SPI interrupt	IRQ2	CACON CADATAH, CADATAL FRTCON FRTDATA2/1/0 SPICON SPISTAT, SPIDATA	F3H F4H, F5H FCH F9H, FAH, FBH E9H EAH, EBH	Bank 0 Bank 1			
Timer 2 match/capture or Timer 2 overflow	IRQ3	T2CON ^(NOTE) T2DATAH, T2DATAL	E8H E6H, E7H	Bank 1			
P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	IRQ7	POCONH POINT POPND	E8H F1H F2H	Bank 0			
P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt	IRQ6	POCONL POINT POPND	E9H F1H F2H	Bank 0			
P2.7 external interrupt P2.6 external interrupt P2.5 external interrupt P2.4 external interrupt	IRQ5	P2CONH P2INT P2PND	ECH E5H E6H	Bank 0			
P2.3 external interrupt P2.2 external interrupt P2.1 external interrupt P2.0 external interrupt	IRQ4	P2CONL P2INT P2PND	EDH E5H E6H	Bank 0			

Table 5-3 Vectored Interrupt Source Control and Data Registers

NOTE:

1. Because the timer 0, timer 1 and timer 2 overflow interrupts are cleared by hardware, the T0CON, T1CON and T2CON registers control only the enable/disable functions. The T0CON, T1CON and T2CON registers contain enable/disable and pending bits for the timer 0, timer 1 and timer 2 match/capture interrupts, respectively.

2. If a interrupt is un-mask (Enable interrupt level) in the IMR register, the pending bit and enable bit of the interrupt should be written after a DI instruction is executed.

5.1.9 System Mode Register (SYM)

The system mode register, SYM (DEH, Set 1, Bank0), is used to globally enable and disable interrupt processing and to control fast interrupt processing; (see *Figure 5-5*).

A reset clears SYM.7, SYM.1 and SYM.0 to "0". The 3-bit value, SYM.4–SYM.2, is for fast interrupt level selection and undetermined values after reset. SYM.6 and SYM5 are not used.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. An Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation, in order to enable interrupt processing. Although you can manipulate SYM.0 directly to enable and disable interrupts during normal operation, we recommend using the EI and DI instructions for this purpose.



Figure 5-5 System Mode Register (SYM)

5.1.10 Interrupt Mask Register (IMR)

The interrupt mask register, IMR (DDH, Set 1, Bank 0) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2 and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1 and Bank0. Bit values can be read and written by instructions using the register addressing mode.



Figure 5-6 Interrupt Mask Register (IMR)



5.1.11 Interrupt Priority Register (IPR)

The interrupt priority register, IPR (FFH, Set 1, Bank 0), is used to set the relative priorities of the interrupt levels used in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt source is active, the source with the highest priority level is serviced first. If both sources belong to the same interrupt level, the source with the lowest vector address usually has priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions; (see *Figure 5-7*):

- Group A IRQ0, IRQ1
- Group B IRQ2, IRQ3, IRQ4
- Group C IRQ5, IRQ6, IRQ7



Figure 5-7 Interrupt Request Priority Groups

As you can see in <u>Figure 5-8</u>, IPR.7, IPR.4 and IPR.1 control the relative priority of interrupt groups A, B and C. For example, the setting "001B" for these bits would select the group relationship B > C > A; the setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group B has a subgroup to provide an additional priority relationship between for interrupt levels 2, 3 and 4. IPR.3 defines the possible subgroup B relationships. IPR.2 controls interrupt group B.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.





Figure 5-8 Interrupt Priority Register (IPR)

5.1.12 Interrupt Request Register (IRQ)

You can poll bit values in the interrupt request register, IRQ (DCH, Set 1, Bank 0), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level; a "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.



Figure 5-9 Interrupt Request Register (IRQ)

5.1.13 Interrupt Pending Function Types

5.1.13.1 Overview

There are two types of interrupt pending bits: One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other type must be cleared by the interrupt service routine.

5.1.13.2 Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3F80QB interrupt structure, the timer 0 overflow interrupt (IRQ0), the timer 1 overflow interrupt (IRQ1), the timer 2 overflow interrupt (IRQ3), and the counter A interrupt (IRQ2) belong to this category of interrupts whose pending condition is cleared automatically by hardware.

5.1.13.3 Pending Bits Cleared by the Service Routine

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the S3F80QB interrupt structure, pending conditions for all interrupt sources except the timer 0 overflow interrupt, the timer 1 overflow interrupt, the timer 2 overflow interrupt and the counter A borrow interrupt, must be cleared by the interrupt service routine.

5.1.14 Interrupt Source Polling Sequence

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the interrupt level of source.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

5.1.15 Interrupt Service Routines

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register-unmask)
- The interrupt level must have the highest priority if more than one level is currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags and sets SYM.0 to "1", allowing the CPU to process the next interrupt request.

5.1.16 Generating Interrupt Vector Addresses

The interrupt vector area in the ROM (except Smart Option ROM Cell- 003CH, 003DH, 003EH and 003FH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure.

Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE: A 16-bit vector address always begins at an even-numbered ROM address within the range 00H–FFH.

5.1.17 Nesting of Vectored Interrupts

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced.

To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the above procedure to some extent.

5.1.18 Instruction Pointer (IP)

The instruction pointer (IP) is used by all S3C8/S3F8-series microcontrollers to control the optional high-speed interrupt processing feature called fast interrupts. The IP consists of register pair IPH (DAH Set 1, Bank 0) and IPL (DBH Set 1, Bank 0). The IP register names are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).



5.1.19 Fast Interrupt Processing

The feature called fast interrupt processing lets you specify that an interrupt within a given level be completed in approximately six clock cycles instead of the usual 22 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM.1 to "1".

Two other system registers support fast interrupts processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register are stored in an unmapped, dedicated register called FLAGS' ("FLAGS prime").
- **NOTE:** For the S3F80QB microcontroller, the service routine for any one of the eight interrupt levels: IRQ0–IRQ7, can be selected for fast interrupt processing.

5.1.19.1 Procedure for Initiating Fast Interrupt

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4–SYM.2)
- 3. Write a "1" to the fast interrupt enable bit in the SYM register.

5.1.19.2 Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The FLAG register values are written to the FLAGS' ("FLAGS prime") register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' ("FLAGS prime") is copied automatically back to the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

5.1.19.3 Programming Guidelines

Remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the SYM register, SYM.1. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.





Instruction Set

6.1 Overview

The SAM8 instruction set is specifically designed to support the large register files that are typical of most SAM8 microcontrollers. There are 78 instructions.

The powerful data manipulation capabilities and features of the instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate and shift operations

6.1.1 Data Types

The SAM8 CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented and tested. Bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit.

6.1.2 Register Addressing

To access an individual register, an 8-bit address in the range 0–255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data or 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2 "Address Spaces".

6.1.3 Addressing Modes

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM) and Indirect (IA). For detailed descriptions of these addressing modes, please refer to Chapter 3 "Addressing Modes."

6.1.4 Instruction Group Summary

Table 6-1	Instruction Group Summary
-----------	---------------------------

Mnemonic	Operands	Instruction
Load Instructions		
CLR	dst	Clear
LD	dst, src	Load
LDB	dst, src	Load bit
LDE	dst, src	Load external data memory
LDC	dst, src	Load program memory
LDED	dst, src	Load external data memory and decrement
LDCD	dst, src	Load program memory and decrement
LDEI	dst, src	Load external data memory and increment
LDCI	dst, src	Load program memory and increment
LDEPD	dst, src	Load external data memory with pre-decrement
LDCPD	dst, src	Load program memory with pre-decrement
LDEPI	dst, src	Load external data memory with pre-increment
LDCPI	dst, src	Load program memory with pre-increment
LDW	dst, src	Load word
POP	dst	Pop from stack
POPUD	dst, src	Pop user stack (decrementing)
POPUI	dst, src	Pop user stack (incrementing)
PUSH	Src	Push to stack
PUSHUD	dst, src	Push user stack (decrementing)
PUSHUI	dst, src	Push user stack (incrementing)
Arithmetic Instruction	S	
ADC	dst, src	Add with carry
ADD	dst, src	Add
СР	dst, src	Compare
DA	dst	Decimal adjust
DEC	dst	Decrement
DECW	dst	Decrement word
DIV	dst, src	Divide
INC	dst	Increment
INCW	dst	Increment word
MULT	dst, src	Multiply
SBC	dst, src	Subtract with carry
SUB	dst, src	Subtract
Logic Instructions		
AND	dst, src	Logical AND



Mnemonic	Operands	Instruction
COM	dst	Complement
OR	dst, src	Logical OR
XOR	dst, src	Logical exclusive OR
Program Control Inst	ructions	
BTJRF	dst, src	Bit test and jump relative on false
BTJRT	dst, src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst, src	Compare, increment and jump on equal
CPIJNE	dst, src	Compare, increment and jump on non-equal
DJNZ	r, dst	Decrement register and jump on non-zero
ENTER	_	Enter
EXIT	_	Exit
IRET	_	Interrupt return
JP	cc, dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc, dst	Jump relative on condition code
NEXT	_	Next
RET	_	Return
WFI	_	Wait for interrupt
Bit Manipulation Instr	uctions	
BAND	dst, src	Bit AND
BCP	dst, src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset
BITS	dst	Bit set
BOR	dst, src	Bit OR
BXOR	dst, src	Bit XOR
ТСМ	dst, src	Test complement under mask
ТМ	dst, src	Test under mask
Rotate and Shift Instr	uctions	
RL	dst	Rotate left
RLC	dst	Rotate left through carry
RR	dst	Rotate right
RRC	dst	Rotate right through carry
SRA	dst	Shift right arithmetic
SWAP	dst	Swap nibbles
CPU Control Instructi	ons	
CCF	_	Complement carry flag
DI	_	Disable interrupts



S3F80QB Product Specification

Mnemonic	Operands	Instruction
EI	-	Enable interrupts
IDLE	-	Enter Idle mode
NOP	-	No operation
RCF	-	Reset carry flag
SB0	-	Set bank 0
SB1	-	Set bank 1
SCF	-	Set carry flag
SRP	src	Set register pointers
SRP0	src	Set register pointer 0
SRP1	src	Set register pointer 1
STOP	_	Enter Stop mode



6.2 Flags Register (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions; two others FLAGS.3 and FLAGS.2 are used for BCD arithmetic.

The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether bank 0 or bank 1 is currently being addressed. FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction.

Logical and Arithmetic instructions such as, AND, OR, XOR, ADD and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.



Figure 6-1 System Flags Register (FLAGS)



6.3 Flag Descriptions

Carry Flag (FLAGS.7)

c The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

Zero Flag (FLAGS.6)

Z For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

Sign Flag (FLAGS.5)

S Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

Overflow Flag (FLAGS.4)

V The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than – 128. It is also cleared to "0" following logic operations.

Decimal Adjust Flag (FLAGS.3)

D The DA bit is used to specify what type of instruction was executed last during BCD operations, so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and cannot be used as a test condition.

Half-Carry Flag (FLAGS.2)

The H bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is seldom accessed directly by a program.

Fast Interrupt Status Flag (FLAGS.1)

FIS The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.

Bank Address Flag (FLAGS.0)

BA The BA flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. The BA flag is cleared to "0" (select bank 0) when you execute the SB0 instruction and is set to "1" (select bank 1) when you execute the SB1 instruction.
6.4 Instruction Set Notation

Table 6-2	Flag	Notation	Conventions
-----------	------	----------	-------------

Flag	Description
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
Н	Half-carry flag
0	Cleared to logic zero
1	Set to logic one
*	Set or cleared according to operation
_	Value is unaffected
x	Value is undefined

Table 6-3 Instruction Set Symbols

Symbol	Description
dst	Destination operand
src	Source operand
@	Indirect register address prefix
PC	Program counter
IP	Instruction pointer
FLAGS	Flags register (D5H)
RP	Register pointer
#	Immediate operand or register address prefix
Н	Hexadecimal number suffix
D	Decimal number suffix
В	Binary number suffix
орс	Opcode



Notation	Description	Actual Operand Range
СС	Condition code	See list of condition codes in <i>Table 6-7</i> .
r	Working register only	Rn (n = 0–15)
rb	Bit (b) of working register	Rn.b (n = 0–15, b = 0–7)
rO	Bit 0 (LSB) of working register	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4,, 14)
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)
Rb	Bit (b) of register or working register	reg.b (reg = 0–255, b = 0–7)
RR	Register pair or working register pair	reg or RRp (reg = $0-254$, even number only, where p = $0, 2,, 14$)
IA	Indirect addressing mode	addr (addr = 0-254, even number only)
lr	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = $0-254$, even only, where p = 0, 2,, 14)
Х	Indexed addressing mode	#reg [Rn] (reg = 0–255, n = 0–15)
XS	Indexed (short offset) addressing mode	#addr [RRp] (addr = range – 128 to + 127, where p = 0, 2,, 14)
xl	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0–65535, where p = 0, 2,, 14)
da	Direct addressing mode	addr (addr = range 0–65535)
ra	Relative addressing mode	addr (addr = number in the range + 127 to - 128 that is an offset relative to the address of the next instruction)
im	Immediate addressing mode	#data (data = 0–255)
iml	Immediate (long) addressing mode	#data (data = range 0-65535)

 Table 6-4
 Instruction Notation Conventions



	OPCODE Map									
	Lower Nibble (Hex)									
		0	1	2	3	4	5	6	7	
U	0	DEC R1	DEC IR1	ADD r1, r2	ADD r1, Ir2	ADD R2, R1	ADD IR2, R1	ADD R1, IM	BOR r0–Rb	
Р	1	RLC R1	RLC IR1	ADC r1, r2	ADC r1, lr2	ADC R2, R1	ADC IR2, R1	ADC R1, IM	BCP r1.b, R2	
Р	2	INC R1	INC IR1	SUB r1, r2	SUB r1, Ir2	SUB R2, R1	SUB IR2, R1	SUB R1, IM	BXOR r0–Rb	
E	3	JP IRR1	SRP/0/1 IM	SBC r1, r2	SBC r1, lr2	SBC R2, R1	SBC IR2, R1	SBC R1, IM	BTJR r2.b, RA	
R	4	DA R1	DA IR1	OR r1, r2	OR r1, Ir2	OR R2, R1	OR IR2, R1	OR R1, IM	LDB r0–Rb	
	5	POP R1	POP IR1	AND r1, r2	AND r1, Ir2	AND R2, R1	AND IR2, R1	AND R1, IM	BITC r1.b	
N	6	COM R1	COM IR1	TCM r1, r2	TCM r1, Ir2	TCM R2, R1	TCM IR2, R1	TCM R1, IM	BAND r0–Rb	
I	7	PUSH R2	PUSH IR2	TM r1, r2	TM r1, lr2	TM R2, R1	TM IR2, R1	TM R1, IM	BIT r1.b	
В	8	DECW RR1	DECW IR1	PUSHUD IR1, R2	PUSHUI IR1, R2	MULT R2, RR1	MULT IR2, RR1	MULT IM, RR1	LD r1, x, r2	
В	9	RL R1	RL IR1	POPUD IR2, R1	POPUI IR2, R1	DIV R2, RR1	DIV IR2, RR1	DIV IM, RR1	LD r2, x, r1	
L	A	INCW RR1	INCW IR1	CP r1, r2	CP r1, Ir2	CP R2, R1	CP IR2, R1	CP R1, IM	LDC r1, Irr2, xL	
E	В	CLR R1	CLR IR1	XOR r1, r2	XOR r1, Ir2	XOR R2, R1	XOR IR2, R1	XOR R1, IM	LDC r2, Irr2, xL	
	С	RRC R1	RRC IR1	CPIJE Ir, r2, RA	LDC r1, Irr2	LDW RR2, RR1	LDW IR2, RR1	LDW RR1, IML	LD r1, lr2	
Н	D	SRA R1	SRA IR1	CPIJNE Irr, r2, RA	LDC r2, Irr1	CALL IA1		LD IR1, IM	LD Ir1, r2	
E	E	RR R1	RR IR1	LDCD r1, Irr2	LDCI r1, Irr2	LD R2, R1	LD R2, IR1	LD R1, IM	LDC r1, Irr2, xs	
Х	F	SWAP R1	SWAP IR1	LDCPD r2, Irr1	LDCPI r2, Irr1	CALL IRR1	LD IR2, R1	CALL DA1	LDC r2, Irr1, xs	

Table 6-5 OPCODE Quick Reference (0–7)

	ОРСОДЕ Мар								
	Lower Nibble (Hex)								
		8	9	Α	В	С	D	Е	F
U	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc, RA	LD r1,IM	JP cc, DA	INC r1	NEXT
Р	1	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\rightarrow	ENTER
Р	2								EXIT
Е	3								WFI
R	4								SB0
	5								SB1
Ν	6								IDLE
Ι	7	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\rightarrow	STOP
В	8								DI
В	9								EI
L	А								RET
Е	В								IRET
	С								RCF
Н	D	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\rightarrow	SCF
Е	Е								CCF
Х	F	LD r1, 2	LD r2, R1	DJNZ r1, RA	JR cc, RA	LD r1, IM	JP cc, DA	INC r1	NOP

Table 6-6 OPCODE Quick Reference (8–F)



6.5 Condition Codes

The op-code of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in <u>Table 6-7</u>.

The carry (C), zero (Z), sign (S) and overflow (V) flags are used to control the operation of conditional jump instructions.

Mnemonic	Binary	Description	Flags Set
F	0000	Always false	-
Т	1000	Always true	-
С	0111 (NOTE)	Carry	C = 1
NC	1111 (NOTE)	No carry	C = 0
Z	0110 (NOTE)	Zero	Z = 1
NZ	1110 (NOTE)	Not zero	Z = 0
PL	1101	Plus	S = 0
MI	0101	Minus	S = 1
OV	0100	Overflow	V = 1
NOV	1100	No overflow	V = 0
EQ	0110 ^(NOTE)	Equal	Z = 1
NE	1110 ^(NOTE)	Not equal	Z = 0
GE	1001	Greater than or equal	(S XOR V) = 0
LT	0001	Less than	(S XOR V) = 1
GT	1010	Greater than	(Z OR (S XOR V)) = 0
LE	0010	Less than or equal	(Z OR (S XOR V)) = 1
UGE	1111 (NOTE)	Unsigned greater than or equal	C = 0
ULT	0111 (NOTE)	Unsigned less than	C = 1
UGT	1011	Unsigned greater than	(C = 0 AND Z = 0) = 1
ULE	0011	Unsigned less than or equal	(C OR Z) = 1

Table 6-7 Condition Codes

NOTE:

1. It indicates condition codes that are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.

2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



6.6 Instruction Descriptions

This section contains detailed information and programming examples for each instruction in the SAM8 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing.

The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

6.6.1 ADC-Add with Carry

ADC dst, src

Operation: $dst \leftarrow dst + src + c$

The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags:

C: Set if there is a carry from the most significant bit of the result; cleared otherwise.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
- D: Always cleared to "0".
- **H:** Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src]		2	4	12	r	r
		-			6	13	r	lr
		1	1					
орс	src	dst		3	6	14	R	R
					6	15	R	IR
		•						
орс	dst	src		3	6	16	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1, R2	\rightarrow	R1 = 14H, R2 = 03H
ADC	R1, @R2	\rightarrow	R1 = 1BH, R2 = 03H
ADC	01H, 02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADC	01H, @02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADC	01H, #11H	\rightarrow	Register 01H = 32H

In the first example, destination register R1 contains the value 10H, the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1, R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in register R1.

6.6.2 ADD-Add

ADD	dst, src
-----	----------

Operation: $dst \leftarrow dst + src$

> The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement additions are performed.

- Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
 - **Z**: Set if the result is "0"; cleared otherwise.
 - S: Set if the result is negative; cleared otherwise.
 - **V**: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
 - D: Always cleared to "0".
 - H: Set if a carry from the low-order nibble occurred.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src			2	4	02	r	r
					6	03	r	lr
		Г	1					
орс	src	dst		3	6	04	R	R
					6	05	R	IR
			_					
орс	dst	src		3	6	06	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

ADD	R1, R2	\rightarrow	R1 = 15H, R2 = 03H
ADD	R1, @R2	\rightarrow	R1 = 1CH, R2 = 03H
ADD	01H, 02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADD	01H, @02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADD	01H, #25H	\rightarrow	Register 01H = 46H

In the first example, destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1, R2" adds 03H to 12H, leaving the value 15H in register R1.

.

6.6.3 AND-Logical AND

AND dst, src

Operation: dst \leftarrow dst AND src

C:

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags:

- Unaffected.
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	орс	dst src			2	4	52	r	r
						6	53	r	lr
Г			1.1		0	0	54	P	
	орс	src	dst		3	6	54	R	R
						6	55	R	IR
	орс	dst	SrC		3	6	56	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1, R2	\rightarrow	R1 = 02H, R2 = 03H
AND	R1, @R2	\rightarrow	R1 = 02H, R2 = 03H
AND	01н, 02н	\rightarrow	Register 01H = 01H, register 02H = 03H
AND	01H, @02H	\rightarrow	Register 01H = 00H, register 02H = 03H
AND	01H, #25H	\rightarrow	Register 01H = 21H

In the first example, destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1, R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in register R1.

6.6.4 BAND-Bit AND

- BAND dst.b, src
- **Operation:** $dst(0) \leftarrow dst(0)$ AND src(b)

or

 $dst(b) \leftarrow dst(b) AND src(0)$

The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	dst b 0	SIC	3	6	67	rO	Rb
орс	src b 1	dst	3	6	67	Rb	rO

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R1 = 07H and register 01H = 05H:

BANDR1, 01H.1 \rightarrow R1 = 06H, register 01H = 05HBAND01H.1, R1 \rightarrow Register 01H = 05H, R1 = 07H

In the first example, source register 01H contains the value 05H (00000101B) and destination working register R1 contains 07H (00000111B). The statement "BAND R1, 01H.1" ANDs the bit 1 value of the source register ("0") with the bit 0 value of register R1 (destination), leaving the value 06H (00000110B) in register R1.

6.6.5 BCP-Bit Compare

BCP dst, src.b

Operation: dst(0)–src(b)

The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags: C: Unaffected.

Z: Set if the two bits are the same; cleared otherwise.

- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	dst b 0	src	3	6	17	rO	Rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H and register 01H = 01H:

BCP R1, 01H.1 \rightarrow R1 = 07H, register 01H = 01H

If destination working register R1 contains the value 07H (00000111B) and the source register 01H contains the value 01H (0000001B), the statement "BCP R1, 01H.1" compares bit one of the source register (01H) and bit zero of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the FLAGS register (0D5H).

6.6.6 BITC-Bit Complement

BITC	dst.b					
Operation:	dst(b)	\leftarrow NOT dst(b)				
		nstruction complements the specified bit wit the destination.	thin the de	estination w	ithout affectin	g any other
Flags:	C:	Unaffected.				
	Z :	Set if the result is "0"; cleared otherwise.				
	S:	Cleared to "0".				
	V:	Undefined.				
	D:	Unaffected.				
	H:	Unaffected.				
Format:						
			Bytes	Cycles	Opcode	Addr Mode

		Dytoo	Cycloc	(Hex)	dst
орс	dst b 0	2	4	57	rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H

BITC R1.1 \rightarrow R1 = 05H

If working register R1 contains the value 07H (00000111B), the statement "BITC R1.1" complements bit one of the destination and leaves the value 05H (00000101B) in register R1. Because the result of the complement is not "0", the zero flag (Z) in the FLAGS register (0D5H) is cleared.



6.6.7 BITR-Bit Reset

BITR	dst.b				
Operation:	$dst(b) \leftarrow 0$				
	The BITR instruction clears the specified bit wit in the destination.	hin the de	stination wit	hout affecting	g any other bits
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	opc dst b 0	2	4	77	rb
NOTE: In the s	second byte of the instruction format, the destination ad	ddress is for	ur bits, the bi	t address "b" is	s three bits, and

Example: Given: R1 = 07H:

BITR R1.1 \rightarrow R1 = 05H

the LSB address value is one bit in length.

If the value of working register R1 is 07H (00000111B), the statement "BITR R1.1" clears bit one of the destination register R1, leaving the value 05H (00000101B).



6.6.8 BITS-Bit Set

BITS	dst.b						
Operation:	$dst(b) \leftarrow 1$						
	The BITS instruction sets the specified bit within the destination.	n the desti	ination witho	out affecting a	any other bits in		
Flags:	No flags are affected.						
Format:							
		Bytes	Cycles	Opcode (Hex)	Addr Mode dst		
	opc dst b 1	2	4	77	rb		
NOTE: In the s	second byte of the instruction format, the destination ad	dress is fo	ur bits, the bi	t address "b" is	three bits, and		

the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BITS R1.3 \rightarrow R1 = OFH

If working register R1 contains the value 07H (00000111B), the statement "BITS R1.3" sets bit three of the destination register R1 to "1", leaving the value 0FH (00001111B).

6.6.9 BOR-Bit OR

BOR	dst, src.b
DUK	ust, src.b

- BOR dst.b, src
- **Operation:** $dst(0) \leftarrow dst(0) \text{ OR } src(b)$

 $dst(b) \leftarrow dst(b) OR src(0)$

or

The specified bit of the source (or the destination) is logically ORed with bit zero (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst b 0	SrC	3	6	(Tiex) 07	r0	Rb
орс	src b 1	dst	3	6	07	Rb	rO

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit.

Examples: Given: R1 = 07H and register 01H = 03H:

BORR1, 01H.1 \rightarrow R1 = 07H, register 01H = 03HBOR01H.2, R1 \rightarrow Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 contains the value 07H (00000111B) and source register 01H the value 03H (00000011B). The statement "BOR R1, 01H.1" logically ORs bit one of register 01H (source) with bit zero of R1 (destination). This leaves the same value (07H) in working register R1.

In the second example, destination register 01H contains the value 03H (00000011B) and the source working register R1 the value 07H (00000111B). The statement "BOR 01H.2, R1" logically ORs bit two of register 01H (destination) with bit zero of R1 (source). This leaves the value 07H in register 01H.

RA

rb

6.6.10 BTJRF-Bit Test, Jump Relative on False

BTJRF	dst, src.b							
Operation:	If src(b) is a "0", then PC \leftarrow PC + dst							
	The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed.							
Flags:	No flags are affected.							
Format:								
	(NOTE)	Bytes	Cycles	Opcode (Hex)	Addr Mode dst src			

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

opc

BTJRF SKIP, R1.3 \rightarrow PC jumps to SKIP location

dst

src | b | 0

If working register R1 contains the value 07H (00000111B), the statement "BTJRF SKIP, R1.3" tests bit 3. Because it is "0", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to - 128.)

3

10

37

RA

rb

6.6.11 BTJRT-Bit Test, Jump Relative on True

BTJRT	dst, src.b					
Operation:	If src(b) is a "1", then PC \leftarrow PC + dst					
	The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRT instruction is executed.					
Flags:	No flags are affected.					
Format:						
	Bytes Cycles Opcode Addr Mode					
	(NOTE) (Hex) dst src					

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

opc

src | b | 1

dst

BTJRT SKIP, R1.1

If working register R1 contains the value 07H (00000111B), the statement "BTJRT SKIP, R1.1" tests bit one in the source register (R1). Because it is a "1", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to - 128.)

3

10

37

6.6.12 BXOR-Bit XOR

BXOR dst.b, src

Operation: $dst(0) \leftarrow dst(0) \text{ XOR } src(b)$

or

 $dst(b) \leftarrow dst(b) \text{ XOR } src(0)$

The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	dst b 0	src	3	6	27	r0	Rb
орс	src b 1	dst	3	6	27	Rb	r0

NOTE: In the second byte of the 3 byte instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R1 = 07H (00000111B) and register 01H = 03H (00000011B):

BXORR1, 01H.1 \rightarrow R1 = 06H, register 01H = 03HBXOR01H.2, R1 \rightarrow Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 has the value 07H (00000111B) and source register 01H has the value 03H (00000011B). The statement "BXOR R1, 01H.1" exclusive-ORs bit one of register 01H (source) with bit zero of R1 (destination). The result bit value is stored in bit zero of R1, changing its value from 07H to 06H. The value of source register 01H is unaffected.

6.6.13 CALL-Call Procedure

CALL	dst		
Operation:	SP @SP SP @SP PC	$\begin{array}{c} \leftarrow \\ \leftarrow $	SP – 1 PCL SP –1 PCH dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode dst
opc dst	3	14	F6	DA
opc dst	2	12	F4	IRR
opc dst	2	14	D4	IA

Examples: Given: R0 = 35H, R1 = 21H, PC = 1A47H, and SP = 0002H:

CALL	3521H	\rightarrow	SP = 0000H
			(Memory locations 0000H = 1AH, 0001H = 4AH, where
			4AH is the address that follows the instruction.)
CALL	@RRO	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)
CALL	#40H	\rightarrow	SP = 0000H (0000H = 1AH, 0001H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0002H, the statement "CALL 3521H" pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 0000H. The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 0001H (because the two-byte instruction format was used). The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040H contains 35H and program address 0041H contains 21H, the statement "CALL #40H" produces the same result as in the second example.

6.6.14 CCF-Complement Carry Flag

CCF

Operation: $C \leftarrow NOT C$

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero; if C = "0", the value of the carry flag is changed to logic one.

Flags: C: Complemented.

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

6.6.15 CLR-Clear

CLR	dst				
Operation:	dst ← "0"				
	The destination location is cleared to "0".				
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	opc dst	2	4	B0	R
			4	B1	IR

Examples: Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR 00H \rightarrow Register 00H = 00H CLR @01H \rightarrow Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H. In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.



6.6.16 COM-Complement

СОМ	dst	
Operation:	dst \leftarrow	NOT dst
		entents of the destination location are complemented (one's complement); all "1s" are ed to "0s", and vice-versa.
Flags:	C:	Unaffected.
	Z :	Set if the result is "0"; cleared otherwise.
	S:	Set if the result bit 7 is set; cleared otherwise.
	V :	Always reset to "0".
	D:	Unaffected.
	H:	Unaffected.
Format:		

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	60	R
			4	61	IR

Examples: Given: R1 = 07H and register 07H = 0F1H:

COM R1 \rightarrow R1 = 0F8H COM @R1 \rightarrow R1 = 07H, register 07H = 0EH

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).

6.6.17 CP-Compare

СР	dst, src
----	----------

Operation: dst – src

C:

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags:

- **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred; cleared otherwise.

Set if a "borrow" occurred (src > dst); cleared otherwise.

- D: Unaffected.
- H: Unaffected.

Format:

r
lr
R
IR
IM

Examples:

1. Given: R1 = 02H and R2 = 03H:

CP R1, R2 \rightarrow Set the C and S flags

Destination working register R1 contains the value 02H and source register R2 contains the value 03H. The statement "CP R1, R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, C and S are "1".

2. Given: R1 = 05H and R2 = 0AH:

	CP	R1, R2
	JP	UGE, SKIP
	INC	R1
SKIP	LD	R3, R1

In this example, destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1, R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3, R1" executes, the value 06H remains in working register R3.

6.6.18 CPIJE-Compare, Increment, and Jump on Equal

CPIJE dst, src, RA

Operation: If dst – src = "0", PC \leftarrow PC + RA

 $lr \leftarrow lr + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	dst	src
орс	src	dst	RA	3	12	C2	r	lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example:	Given: R1 = 02H, R2 = 03H, and register 03H = 02H:
----------	--

CPIJE R1, QR2, SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

In this example, working register R1 contains the value 02H, working register R2 the value 03H, and register 03 contains 02H. The statement "CPIJE R1, @R2, SKIP" compares the @R2 value 02H (00000010B) to 02H (00000010B). Because the result of the comparison is equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to - 128.)

6.6.19 CPIJNE-Compare, Increment, and Jump on Non-Equal

CPIJNE dst, src, RA

Operation: If dst – src "0", PC \leftarrow PC + RA

 $lr \leftarrow lr + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise the instruction following the CPIJNE instruction is executed. In either case the source pointer is incremented by one before the next instruction.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	dst	src
орс	src	dst	RA	3	12	D2	r	lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example: Give	: R1 = 02H, R2 = 03H, and register 03H = 04H:	
---------------	---	--

CPIJNE R1, $(R2, SKIP \rightarrow R2 = 04H, PC jumps to SKIP location$

Working register R1 contains the value 02H, working register R2 (the source pointer) the value 03H, and general register 03 the value 04H. The statement "CPIJNE R1, @R2, SKIP" subtracts 04H (00000100B) from 02H (0000010B). Because the result of the comparison is non-equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to - 128.)

6.6.20 DA-Decimal Adjust

DA

Operation: dst \leftarrow DA dst

dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed. (The operation is undefined if the destination operand was not the result of a valid addition or subtraction of BCD digits):

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
	0	0–9	0	0–9	00	0
	0	0–8	0	A–F	06	0
	0	0–9	1	0–3	06	0
ADD	0	A–F	0	0–9	60	1
ADC	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0–9	60	1
	1	0–2	0	A–F	66	1
	1	0–3	1	0–3	66	1
	0	0–9	0	0–9	00 = -00	0
SUB	0	0–8	1	6–F	FA = - 06	0
SBC	1	7–F	0	0–9	A0 = -60	1
	1	6–F	1	6–F	9A = - 66	1

Flags:

C: Set if there was a carry from the most significant bit; cleared otherwise (see table).

- **Z:** Set if result is "0"; cleared otherwise.
- **S:** Set if result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	40	R
			4	41	IR

DA (Continued)

Example: Given: Working register R0 contains the value 15 (BCD), working register R1 contains 27 (BCD), and address 27H contains 46 (BCD):

ADD R1, R0 ; C \leftarrow "0", H \leftarrow "0", Bits 4-7 = 3, bits 0-3 = C, R1 \leftarrow 3CH DA R1 ; R1 \leftarrow 3CH + 06

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic:

	0001	0101		15
+	0010	0111		27
	0011	1100	=	3CH

The DA instruction adjusts this result so that the correct BCD representation is obtained:

	0011	1100		
+	0000	0110		
	0100	0010	=	42

Assuming the same values given above, the statements

 SUB
 27H, R0
 ; C ← "0", H ← "0", Bits 4-7 = 3, bits 0-3 = 1

 DA
 @R1
 ; @R1 ← 31-0

Leave the value 31 (BCD) in address 27H (@R1).

6.6.21 DEC-Decrement

DEC	dst	
Operation:	dst \leftarrow	dst – 1
	The co	ontents of the destination operand are decremented by one.
Flags:	C:	Unaffected.
	Z:	Set if the result is "0"; cleared otherwise.
	S:	Set if result is negative; cleared otherwise.
	V :	Set if arithmetic overflow occurred; cleared otherwise.
	D:	Unaffected.
	H:	Unaffected.
Format:		

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	00	R
			4	01	IR

Examples: Given: R1 = 03H and register 03H = 10H:

DEC R1 \rightarrow R1 = 02H DEC @R1 \rightarrow Register 03H = 0FH

In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.

6.6.22 DECW-Decrement Word

DECW	dst							
Operation:	dst \leftarrow	dst – 1						
		ontents of the destination location (which munication are treated as a single 16-b			,	•		
Flags:	C:	C: Unaffected.						
	Z :	Set if the result is "0"; cleared otherwise.						
	S:	Set if the result is negative; cleared otherwise.						
	V:	Set if arithmetic overflow occurred; cleare	ed otherw	ise.				
	D:	Unaffected.						
	H:	Unaffected.						
Format:								
			Bytes	Cycles	Opcode	Addr Mode		

		Bytes	Cycles	(Hex)	dst
орс	dst	2	8	80	RR
			8	81	IR

Examples: Given: R0 = 12H, R1 = 34H, R2 = 30H, register 30H = 0FH, and register 31H = 21H:

DECW RR0 \rightarrow R0 = 12H, R1 = 33H DECW @R2 \rightarrow Register 30H = 0FH, register 31H = 20H

In the first example, destination register R0 contains the value 12H and register R1 the value 34H. The statement "DECW RR0" addresses R0 and the following operand R1 as a 16-bit word and decrements the value of R1 by one, leaving the value 33H.

NOTE: A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, we recommend that you use DECW as shown in the following example:

LOOP:	DECW	rr0	
	LD	R2,	R1
	OR	R2,	RO
	JR	NZ,	LOOP



6.6.23 DI-Disable Interrupts

DI					
Operation:	SYM (0) ← 0				
	Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.				
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	
	орс	1	4	8F	
Example:	Given: SYM = 01H:				
	DI				
If the value of the SYM register is 01H, the statement "DI" leaves the new value 00H in register and clears SYM.0 to "0", disabling interrupt processing.					
	Before changing IMR, interrupt pending and inter	rupt sour	ce control re	egister, be sure DI state.	

6.6.24 DIV-Divide (Unsigned)

- DIV dst, src
- **Operation:** dst ÷ src

dst (UPPER) ← REMAINDER

dst (LOWER) \leftarrow QUOTIENT

The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is $\geq 2^8$, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.

Flags:

- **C:** Set if the V flag is set and quotient is between 2^8 and $2^9 1$; cleared otherwise.
 - **Z:** Set if divisor or quotient = "0"; cleared otherwise.
 - **S:** Set if MSB of quotient = "1"; cleared otherwise.
 - V: Set if quotient is $\ge 2^8$ or if divisor = "0"; cleared otherwise.
 - D: Unaffected.
 - H: Unaffected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	src	dst	3	26/10	94	RR	R
				26/10	95	RR	IR
				26/10	96	RR	IM

NOTE: Execution takes 10 cycles if the divide-by-zero is attempted; otherwise it takes 26 cycles.

Examples: Given: R0 = 10H, R1 = 03H, R2 = 40H, register 40H = 80H:

DIV	rr0,	R2	\rightarrow	R0 = 03H,	R1 = 40H
DIV	RR0,	@R2	\rightarrow	R0 = 03H,	R1 = 20H
DIV	rr0,	#20H	\rightarrow	R0 = 03H,	R1 = 80H

In the first example, destination working register pair RR0 contains the values 10H (R0) and 03H (R1), and register R2 contains the value 40H. The statement "DIV RR0, R2" divides the 16-bit RR0 value by the 8-bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03H and R1 contains 40H. The 8-bit remainder is stored in the upper half of the destination register RR0 (R0) and the quotient in the lower half (R1).

6.6.25 DJNZ-Decrement and Jump if Non-Zero

DJNZ r, dst

Operation: $r \leftarrow r - 1$

If $r \neq 0$, PC \leftarrow PC + dst

The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC. The range of the relative address is + 127 to - 128, and the original value of the PC is taken to be the address of the instruction byte following the DJNZ statement.

NOTE: In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0C0H to 0CFH with SRP, SRP0, or SRP1 instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode dst
r opc dst	2	8 (jump taken)	rA	RA
		8 (no jump)	r = 0 to F	

Example: Given: R1 = 02H and LOOP is the label of a relative address:

SRP	#0C	ОH
DJNZ	R1,	LOOP

DJNZ is typically used to control a "loop" of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, working register R1 contains the value 02H, and LOOP is the label for a relative address.

The statement "DJNZ R1, LOOP" decrements register R1 by one, leaving the value 01H. Because the contents of R1 after the decrement are non-zero, the jump is taken to the relative address specified by the LOOP label.



6.6.26 EI-Enable Interrupts

El Operation: SYM (0) \leftarrow 1

An EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	9F

Example: Given: SYM = 00H:

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 01H, enabling all interrupts. (SYM.0 is the enable bit for global interrupt processing.)



6.6.27 ENTER-Enter

ENTER

Operation:	SP	←	SP – 2
-	@SP	\leftarrow	IP
	IP	\leftarrow	PC
	PC	←	@IP
	IP	\leftarrow	IP + 2

This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	14	1F

Example: The diagram below shows one example of how to use an ENTER statement.





6.6.28 EXIT-Exit

EXIT

$\begin{array}{ccccc} \textbf{Operation:} & \mathsf{IP} & \leftarrow & @\mathsf{SP} \\ & \mathsf{SP} & \leftarrow & \mathsf{SP+2} \\ & \mathsf{PC} & \leftarrow & @\mathsf{IP} \\ & & \mathsf{IP} & \leftarrow & \mathsf{IP+2} \end{array}$

This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.

Flags: No flags are affected.

opc

Format:

Bytes	Cycles	Opcode (Hex)
1	14 (internal stack)	2F
	16 (internal stack)	

Example: The diagram below shows one example of how to use an EXIT statement.





6.6.29 IDLE-Idle Operation

IDLE

Operation:

The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr Mode	
			(Hex)	dst	src
орс	1	4	6F		

Example: The instruction

IDLE

Stops the CPU clock but not the system clock.
6.6.30 INC-Increment

INC	dst	dst					
Operation:	dst ← (dst + 1					
	The co	ntents of the destination operand are incre	emented b	oy one.			
Flags:	C:	Unaffected.					
	Z:	Set if the result is "0"; cleared otherwise.	Set if the result is "0"; cleared otherwise.				
	S:	Set if the result is negative; cleared otherwise.					
	V :	Set if arithmetic overflow occurred; cleared otherwise.					
	D:	Unaffected.					
	H:	Unaffected.					
Format:							
			Bvtes	Cvcles	Opcode		

			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	dst opc		1	4	rE	r
					r = 0 to F	
F						
	орс	dst	2	4	20	R
				4	21	IR

Examples: Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

In the first example, if destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1BH from 0FH to 10H.

6.6.31 INCW-Increment Word

INCW	dst				
Operation:	dst \leftarrow	dst + 1			
		ontents of the destination (which must be an even address) and the byte following that n are treated as a single 16-bit value that is incremented by one.			
Flags:	C:	Unaffected.			
	Z :	Set if the result is "0"; cleared otherwise.			
	S:	Set if the result is negative; cleared otherwise.			
	V :	Set if arithmetic overflow occurred; cleared otherwise.			
	D:	Unaffected.			
	H:	Unaffected.			
Format:					

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	8	A0	RR
			8	A1	IR

Examples: Given: R0 = 1AH, R1 = 02H, register 02H = 0FH, and register 03H = 0FFH:

In the first example, the working register pair RR0 contains the value 1AH in register R0 and 02H in register R1. The statement "INCW RR0" increments the 16-bit destination by one, leaving the value 03H in register R1. In the second example, the statement "INCW @R1" uses Indirect Register (IR) addressing mode to increment the contents of general register 03H from 0FFH to 00H and register 02H from 0FH to 10H.

NOTE: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, we recommend that you use INCW as shown in the following example:

LOOP:	INCW	rr0	
	LD	R2,	R1
	OR	R2,	R0
	JR	NZ,	LOOP

6.6.32 IRET-Interrupt Return

IRET	IRET (Normal)	IRET (Fast)
------	---------------	-------------

Operation:	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$	$PC \leftrightarrow IP$ FLAGS \leftarrow FLAGS FIS $\leftarrow 0$
	$SF \leftarrow SF + 2$ SYM(0) $\leftarrow 1$	

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
орс	1	10 (internal stack) 12 (internal stack)	BF
IRET(Fast)	Bytes 1	Cycles 6	Opcode (Hex) BF

Example: In the figure below, the instruction pointer is initially loaded with 100H in the main program before interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are swapped. This causes the PC to jump to address 100H and the IP to keep the return address. The last instruction in the service routine normally is a jump to IRET at address FFH. This causes the instruction pointer to be loaded with 100H "again" and the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100H.

0H	
FFH	IRET
100H	Interrupt Service Routine
	JP to FFH
FFFFH	

NOTE: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instructions. The IRET cannot be immediately proceeded by a clearing of the interrupt status (as with a reset of the IPR register).

6.6.33 JP-Jump

- JP dst (Unconditional)
- **Operation:** If cc is true, $PC \leftarrow dst$

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: ⁽¹⁾

(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
cc opc	dst	3	8	ccD	DA
		-		cc = 0 to F	
орс	dst	2	8	30	IRR

NOTE:

- 1. The 3 byte format is used for a conditional jump and the 2 byte format for an unconditional jump.
- 2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits.

Examples: Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H:

JP C, LABEL_W \rightarrow LABEL_W = 1000H, PC = 1000H JP @00H \rightarrow PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C, LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.

6.6.34 JR-Jump Relative

JR cc, dst

Operation: If cc is true, $PC \leftarrow PC + dst$

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed; (see list of condition codes).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

(NOTE)			Bytes	Cycles	Opcode (Hex)	Addr Mode dst
cc opc	dst		2	6	ccB	RA
		-			cc = 0 to F	

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits.

Example:	Given:	The carry flag =	"1" and LABEL	_X = 1FF7H:
----------	--------	------------------	---------------	-------------

JR C, LABEL X \rightarrow PC = 1FF7H

If the carry flag is set (that is, if the condition code is true), the statement "JR C, LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.



6.6.35 LD-Load

LD	dst, src
----	----------

Operation: dst \leftarrow src

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
dst opc	src		2	4	rC	r	IM
				4	r8	r	R
src opc	dst		2	4	r9	R	r
					r = 0 to F		
орс	dst src		2	4	C7	r	lr
				4	D7	lr	r
орс	src	dst	3	6	E4	R	R
			-	6	E5	R	IR
орс	dst	src	3	6	E6	R	IM
				6	D6	IR	IM
орс	src	dst] 3	6	F5	IR	R
			1				
орс	dst src	Х	3	6	87	r	x[r]
орс	src dst	x	3	6	97	x[r]	r



LD (Continued)

Examples: Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H and register 3AH = 0FFH:

LD	R0, #10H	\rightarrow	R0 = 10H
LD	R0, 01H	\rightarrow	R0 = 20H, register $01H = 20H$
LD	01H, R0	\rightarrow	Register $01H = 01H$, $R0 = 01H$
LD	R1, @R0	\rightarrow	R1 = 20H, R0 = 01H
LD	@R0, R1	\rightarrow	R0 = 01H, $R1 = 0AH$, register $01H = 0AH$
LD	00H, 01H	\rightarrow	Register 00H = 20H, register 01H = 20H
LD	02H, @00H	\rightarrow	Register 02H = 20H, register 00H = 01H
LD	00H, #0AH	\rightarrow	Register 00H = 0AH
LD	@00H, #10H	\rightarrow	Register 00H = 01H, register 01H = 10H
LD	@00H, 02H	\rightarrow	Register 00H = 01H, register 01H = 02, register 02H = 02H
LD	R0, #LOOP[R1]	\rightarrow	R0 = 0FFH, $R1 = 0AH$
LD	#LOOP[R0], R1	\rightarrow	Register 31H = 0AH, R0 = 01H, R1 = 0AH

6.6.36 LDB-Load Bit

LDB dst.b, src

Operation: $dst(0) \leftarrow src(b)$

or $dst(b) \leftarrow src(0)$

The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	dst	src
орс	dst b 0	SIC	3	6	47	r0	Rb
орс	src b 1	dst	3	6	47	Rb	rO

NOTE: In the second byte of the instruction formats, the destination (or source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R0 = 06H and general register 00H = 05H:

LDBR0, 00H.2 \rightarrow R0 = 07H, register 00H = 05HLDB00H.0, R0 \rightarrow R0 = 06H, register 00H = 04H

In the first example, destination working register R0 contains the value 06H and the source general register 00H the value 05H. The statement "LD R0, 00H.2" loads the bit two value of the 00H register into bit zero of the R0 register, leaving the value 07H in register R0.

In the second example, 00H is the destination register. The statement "LD 00H.0, R0" loads bit zero of register R0 to the specified bit (bit zero) of the destination register, leaving 04H in general register 00H.



6.6.37 LDC/LDE-Load Memory

LDC/LDE dst, src

Operation: dst \leftarrow src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "Irr" or "rr" values an even number for program memory and odd an odd number for data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
1.	орс	dst src			2	10	C3	r	Irr
2.	орс	src dst			2	10	D3	Irr	r
3.	орс	dst src	XS		3	12	E7	r	XS[rr]
4.	орс	src dst	XS]	3	12	F7	XS[rr]	r
5.	орс	dst src	XLL	XL _H	4	14	A7	r	XL[rr]
6.	орс	src dst	XLL	XL _H	4	14	B7	XL[rr]	r
0.		310 031			-	14	D1	Λυμη	I
7.	орс	dst 0000	DA_L	DA _H	4	14	A7	r	DA
8.	орс	src 0000	DAL	DA _H	4	14	B7	DA	r
9.	орс	dst 0001	DAL	DA _H	4	14	A7	r	DA
				· · · · · · · · · · · · · · · · · · ·					
10.	орс	src 0001	DA_L	DA _H	4	14	B7	DA	r

NOTE:

- 1. The source (src) or working register pair[rr] for formats 5 and 6 cannot use register pair 0–1.
- 2. For formats 3 and 4, the destination address "XS[rr]" and the source address "XS[rr]' are each one byte.
- 3. For formats 5 and 6, the destination address "XL[rr]" and the source address "XL[rr]" are each two bytes.
- 4. The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.

LDC/LDE (Continued)

Examples: Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H; Program memory locations 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H. External data memory locations 0103H = 5FH, 0104H = 2AH, 0105H = 7DH, and 1104H = 98H:

LDC R0, @RR2	; R0 \leftarrow contents of program memory location 0104H
	; R0 = AH, R2 = 01H, R3 = 04H
LDE RO, @RR2	; R0 \leftarrow contents of external data memory location 0104H
	; R0 = 2AH, R2 = 01H, R3 = 04H
_{LDC} (NOTE) _{@RR2, R0}	; 11H (contents of R0) is loaded into program memory
	; location 0104H (RR2),
	; working registers R0, R2, R3 $ ightarrow$ no change
LDE @RR2, R0	; 11H (contents of RO) is loaded into external data memory
	; location 0104H (RR2),
	; working registers R0, R2, R3 $ ightarrow$ no change
LDC R0, #01H[RR2]	; R0 \leftarrow contents of program memory location 0105H
	; (01H + RR2),
	; R0 = 6DH, R2 = 01H, R3 = 04H
LDE R0, #01H[RR2]	; R0 \leftarrow contents of external data memory location 0105H
() ·	; (01H + RR2), R0 = 7DH, R2 = 01H, R3 = 04H
_{LDC} (NOTE) #01H[RR2], R0	; 11H (contents of R0) is loaded into program memory
	; location 0105H (01H + 0104H)
LDE #01H[RR2], R0	; 11H (contents of RO) is loaded into external data memory
	; location 0105H (01H + 0104H)
LDC R0, #1000H[RR2]	; R0 \leftarrow contents of program memory location 1104H
	; (1000H + 0104H), R0 = 88H, R2 = 01H, R3 = 04H
LDE R0, #1000H[RR2]	; R0 \leftarrow contents of external data memory location 1104H
	; (1000H + 0104H), R0 = 98H, R2 = 01H, R3 = 04H
LDC R0, 1104H	; R0 \leftarrow contents of program memory location 1104H, R0 = 88H
LDE R0, 1104H	; 0 \leftarrow contents of external data memory location 1104H,
	; RO = 98H
_{LDC} (NOTE) _{1105H} , r0	; 11H (contents of RO) is loaded into program memory
	; location 1105H, (1105H) ← 11H
LDE 1105H, R0	; 11H (contents of RO) is loaded into external data memory
	; location 1105H, (1105H) 11H

NOTE: These instructions are not supported by masked ROM type devices.

6.6.38 LDCD/LDED-Load Memory and Decrement

- LDCD/LDED dst, src
- **Operation:** dst \leftarrow src

 $rr \leftarrow rr - 1$

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	dst src	2	10	E2	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and external data memory location 1033H = 0DDH:

LDCD	R8, @RR6	; OCDH (contents of program memory location 1033H) is loaded
		; into R8 and RR6 is decremented by one
		; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 ← RR6 - 1)
LDED	R8, @RR6	; ODDH (contents of data memory location 1033H) is loaded
		; into R8 and RR6 is decremented by one (RR6 \leftarrow RR6 - 1)
		; R8 = 0DDH, R6 = 10H, R7 = 32H

6.6.39 LDCI/LDEI-Load Memory and Increment

LDCI/LDEI dst, src

Operation: dst \leftarrow src

rr ← rr + 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" even for program memory and odd for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	dst src	2	10	E3	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:

LDCI	R8, @RR6	; OCDH (contents of program memory location 1033H) is loaded
		; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1)
		; R8 = OCDH, R6 = 10H, R7 = 34H
LDEI	R8, @RR6	; ODDH (contents of data memory location 1033H) is loaded
		; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1)
		; R8 = 0DDH, R6 = 10H, R7 = 34H

6.6.40 LDCPD/LDEPD-Load Memory with Pre-Decrement

LDCPD/

LDEPD dst,src

Operation: $rr \leftarrow rr - 1$

dst ← src

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for external data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	src dst	2	14	F2	Irr	r

Examples: Given: R0 = 77H, R6 = 30H and R7 = 00H:

LDCPD	@RR6, RO	; (RR6 ← RR6 - 1)
		; 77H (contents of R0) is loaded into program memory location
		; 2FFFH (3000H - 1H)
		; R0 = 77H, R6 = 2FH, R7 = 0FFH
LDEPD	@RR6, RO	; (RR6 ← RR6 - 1)
		; 77H (contents of R0) is loaded into external data memory
		; location 2FFFH (3000H - 1H)
		; R0 = 77H, R6 = 2FH, R7 = 0FFH

6.6.41 LDCPI/LDEPI-Load Memory with Pre-Increment

LDCPI/

LDEPI dst,src

Operation: $rr \leftarrow rr + 1$

dst \leftarrow src

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	dst	src
орс	src dst	2	14	F3	Irr	r

Examples: Given: R0 = 7FH, R6 = 21H and R7 = 0FFH:

LDCPI @RR6, R	;	(RR6 ← RR6 + 1)
	;	7FH (contents of R0) is loaded into program memory
	;	location 2200H (21FFH + 1H)
	;	R0 = 7FH, $R6 = 22H$, $R7 = 00H$
LDEPI @RR6, R	;	$(RR6 \leftarrow RR6 + 1)$
	;	7FH (contents of R0) is loaded into external data memory
	;	location 2200H (21FFH + 1H)
	;	R0 = 7FH, $R6 = 22H$, $R7 = 00H$

6.6.42 LDW-Load Word

LDW dst, src

Operation: dst \leftarrow src

The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	dst	src
орс	src	dst		3	8	C4	RR	RR
					8	C5	RR	IR
орс	dst	S	с	4	8	C6	RR	IML

Examples: Given: R4 = 06H, R5 = 1CH, R6 = 05H, R7 = 02H, register 00H = AH, register 01H = 02H, register 02H = 03H, and register 03H = 0FH:

LDW	RR6, RR4	\rightarrow	R6 = 06H, R7 = 1CH, R4 = 06H, R5 = 1CH
LDW	00н, 02н	\rightarrow	Register OOH = O3H, register O1H = OFH,
			register 02H = 03H, register 03H = 0FH
LDW	RR2, @R7	\rightarrow	R2 = 03H, $R3 = 0FH$,
LDW	04H, @01H	\rightarrow	Register 04H = 03H, register 05H = 0FH
LDW	RR6, #1234H	\rightarrow	R6 = 12H, R7 = 34H
LDW	02H, #OFEDH	\rightarrow	Register 02H = 0FH, register 03H = 0EDH

In the second example, please note that the statement "LDW 00H, 02H" loads the contents of the source word 02H, 03H into the destination word 00H, 01H. This leaves the value 03H in general register 00H and the value 0FH in register 01H.

The other examples show how to use the LDW instruction with various addressing modes and formats.

6.6.43 MULT-Multiply (Unsigned)

MULT dst, src

Operation: $dst \leftarrow dst \times src$

The 8-bit destination operand (even register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags:

- **C:** Set if result is > 255; cleared otherwise.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if MSB of the result is a "1"; cleared otherwise.
 - V: Cleared.
 - D: Unaffected.
 - H: Unaffected.

Format:

				Bytes	Cycles	Opcode	Addr	
_						(Hex)	dst	src
	орс	src	dst	3	22	84	RR	R
_					22	85	RR	IR
					22	86	RR	IM

Examples: Given: Register 00H = 20H, register 01H = 03H, register 02H = 09H, register 03H = 06H:

MULT	00н, 02н	\rightarrow	Register 00H = 01H, register 01H = 20H, register 02H = 09H
MULT	00н, @01н	\rightarrow	Register 00H = 00H, register 01H = 0C0H
MULT	00н, #30н	\rightarrow	Register 00H = 06H, register 01H = 00H

In the first example, the statement "MULT 00H, 02H" multiplies the 8-bit destination operand (in the register 00H of the register pair 00H, 01H) by the source register 02H operand (09H). The 16-bit product, 0120H, is stored in the register pair 00H, 01H.

6.6.44 NEXT-Next

NEXT

Operation: $PC \leftarrow @ IP$

 $IP \leftarrow IP + 2$

The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	10	0F

Example:

The following diagram shows one example of how to use the NEXT instruction.





6.6.45 NOP-No Operation

NOP				
Operation:	No action is performed when the CPU executes executed in sequence in order to effect a timing			-
Flags:	No flags are affected.			
Format:				
		Bytes	Cycles	Opcode (Hex)
	орс	1	4	FF
Example:	When the instruction			
	NOP			

Is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.

6.6.46 OR-Logical OR

OR dst, src

Operation: dst \leftarrow dst OR src

C:

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored.

Flags:

- Unaffected.
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Byte	es Cycle	s Opcod (Hex)		dr Mode src
op	c dst sr	с	2	4	42	r	r
				6	43	r	lr
			7				
ор	c src	dst	3	6	44	R	R
				6	45	R	IR
			_				
ор	c dst	src	3	6	46	R	IM

Examples: Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H and register 08H = 8AH:

OR	R0, R1	\rightarrow	R0 = 3FH, $R1 = 2AH$
OR	R0, @R2	\rightarrow	R0 = 37H, R2 = 01H, register 01H = 37H
OR	ООН, О1Н	\rightarrow	Register 00H = 3FH, register 01H = 37H
OR	01н, @ООН	\rightarrow	Register 00H = 08H, register 01H = 0BFH
OR	00H, #02H	\rightarrow	Register OOH = OAH

In the first example, if working register R0 contains the value 15H and register R1 the value 2AH, the statement "OR R0, R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.

6.6.47 POP-Pop from Stack

РОР	dst								
Operation:	dst \leftarrow	@SP							
	$SP \leftarrow$	SP + 1							
		The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.							
Flags:	No flag	gs affect	ed.						
Format:									
						Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	ор	С	dst			2	8	50	R
							8	51	IR
Examples:		-		H = 55H:		·	·	I, SPL (0D9H	l) = 0FBH
	POP POP	00H @00H	\rightarrow \rightarrow	2	00H = 55H, 00H = 01H,			SP = 00FCH	

In the first example, general register 00H contains the value 01H. The statement "POP 00H" loads the contents of location 00FBH (55H) into destination register 00H and then increments the stack pointer by one. Register 00H then contains the value 55H and the SP points to location 00FCH.

6.6.48 POPUD-Pop User Stack (Decrementing)

POPUD	dst, src							
Operation:	$dst \leftarrow src$							
	$IR \leftarrow IR - 1$							
		his instruction is used for user-defined stacks in the register file. The contents of the register file ocation addressed by the user stack pointer are loaded into the destination. The user stack ointer is then decremented.						
Flags:	No flags are affected.							
Format:								
		Bytes	Cycles	Opcode (Hex)	Addr M dst	lode src		
	opc src dst	3	8	92	R	IR		
Example:	Given: Register 00H = 42H (user stack pointer reand register 02H = 70H: POPUD 02H, @00H → Register 00H = 4	- /	-		ter 42H =	6FH		

If general register 00H contains the value 42H and register 42H the value 6FH, the statement "POPUD 02H, @00H" loads the contents of register 42H into the destination register 02H. The user stack pointer is then decremented by one, leaving the value 41H.

6.6.49 POPUI-Pop User Stack (Incrementing)

POPUI	dst, src								
Operation:	$dst \leftarrow src$								
	$IR \leftarrow IR + 1$								
		The POPUI instruction is used for user-defined stacks in the register file. The contents of the egister file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented.							
Flags:	No flags are affected.								
Format:									
		Bytes	Cycles	Opcode (Hex)	Addr N dst	Node src			
	opc src dst	3	8	93	R	IR			
Example:	Given: Register 00H = 01H and register 01H	= 70H:							

POPUI 02H, $@00H \rightarrow$ Register 00H = 02H, register 01H = 70H, register 02H = 70H

If general register 00H contains the value 01H and register 01H the value 70H, the statement "POPUI 02H, @00H" loads the value 70H into the destination general register 02H. The user stack pointer (register 00H) is then incremented by one, changing its value from 01H to 02H.

6.6.50 PUSH-Push to Stack

PUSH src

Operation: SP \leftarrow SP – 1

 $@SP \leftarrow src$

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode dst
opc src	2	8 (internal clock)	70	R
		8 (external clock)		
		8 (internal clock)		
		8 (external clock)	71	IR

Examples: Given: Register 40H = 4FH, register 4FH = 0AAH, SPH = 00H and SPL = 00H:

PUSH	40H	\rightarrow	Register 40H = 4FH, stack register 0FFH = 4FH,
			SPH = OFFH, SPL = OFFH
PUSH	@40H	\rightarrow	Register 40H = 4FH, register 4FH = 0AAH, stack register
			OFFH = OAAH, SPH = OFFH, SPL = OFFH

In the first example, if the stack pointer contains the value 0000H, and general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0000 to 0FFFFH. It then loads the contents of register 40H into location 0FFFFH and adds this new value to the top of the stack.

6.6.51 PUSHUD-Push User Stack (Decrementing)

PUSHUD	dst, src							
Operation:	$IR \leftarrow IR - 1$							
	$dst \leftarrow src$							
		This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the ecremented stack pointer.						
Flags:	No flags are affected.							
Format:								
		Bytes	Cycles	Opcode (Hex)	Addr M dst	/lode src		
	opc dst src	3	8	82	IR	R		
Example:	Given: Register $00H = 03H$, register $01H = 05H$				2tor 02U -	- 051		
		3 H, and reg	8 jister 02H =	(Hex) 82 1AH:	dst IR	src R		

If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUD @00H, 01H" decrements the user stack pointer by one, leaving the value 02H. The 01H register value, 05H, is then loaded into the register addressed by the decremented user stack pointer.

6.6.52 PUSHUI-Push User Stack (Incrementing)

PUSHUI	dst, src						
Operation:	$IR \leftarrow IR + 1$						
	$dst \leftarrow src$						
	This instruction is used for user-defined stacks in the register file. PUSHUI increments the user tack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.						
Flags:	No flags are affected.						
Format:							
	Bytes Cycles Opcode Addr Mode (Hex) dst src						
	opc dst src 3 8 83 IR R						
Example:	Given: Register 00H = 03H, register 01H = 05H, and register 04H = 2AH: PUSHUI @00H, 01H \rightarrow Register 00H = 04H, register 01H = 05H, register 04H = 05H						

If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUI @00H, 01H" increments the user stack pointer by one, leaving the value 04H. The 01H register value, 05H, is then loaded into the location addressed by the incremented user stack pointer.



6.6.53 RCF-Reset Carry Flag RCF RCF **Operation:** $\mathsf{C} \gets \mathsf{0}$ The carry flag is cleared to logic zero, regardless of its previous value. Flags: C: Cleared to "0". No other flags are affected. Format: Bytes Cycles Opcode (Hex) CF opc 1 4 Example: Given: C = "1" or "0":

The instruction RCF clears the carry flag (C) to logic zero.

6.6.54 RET-Return

RET

Operation: $PC \leftarrow @SP$

 $SP \leftarrow SP + 2$

The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

	Bytes Cycles	Opcode (Hex)
орс	1 8 (internal stack)	AF
	10 (internal stack)	

Example: Given: SP = 00FCH, (SP) = 101AH, and PC = 1234:

RET \rightarrow PC = 101AH, SP = 00FEH

The statement "RET" pops the contents of stack pointer location 00FCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location 00FEH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location 00FEH.

6.6.55 RL-Rotate Left

RL

Operation: $C \leftarrow dst(7)$

dst

dst (0) \leftarrow dst (7)

dst (n + 1) \leftarrow dst (n), n = 0–6

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	90	R
			4	91	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H and register 02H = 17H:

RL	00H	\rightarrow	Register 00H = 55H, C = "1"	
RL	@01H	\rightarrow	Register 01H = 02H, register 02H = 2EH, C = "	0"

In the first example, if general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry and overflow flags.

6.6.56 RLC-Rotate Left through Carry

RLC dst

Operation: $dst(0) \leftarrow C$

 $C \leftarrow dst(7)$

 $dst(n + 1) \leftarrow dst(n), n = 0-6$

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	2	4	10	R
			4	11	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

 RLC
 00H
 □
 Register 00H = 54H, C = "1"

 RLC
 @01H
 □
 Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55H (01010101B). The MSB of register 00H resets the carry flag to "1" and sets the overflow flag.

6.6.57 RR-Rotate Right

RR

Operation: $C \leftarrow dst(0)$

dst

 $dst(7) \leftarrow dst(0)$

 $dst(n) \leftarrow dst(n + 1), n = 0-6$

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Ву	/tes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst		2	4	E0	R
				4	E1	IR

Examples: Given: Register 00H = 31H, register 01H = 02H, and register 02H = 17H:

RR	00H	Register	00H =	98H,	C = "1"				
RR	@01H	Register	01H =	02Н,	register	02H =	8BH,	С =	"1"

In the first example, if general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".

6.6.58 RRC-Rotate Right through Carry

RRC dst

Operation: $dst(7) \leftarrow C$

 $C \leftarrow dst(0)$

 $dst(n) \leftarrow dst(n + 1), n = 0-6$

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

- **Z:** Set if the result is "0" cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Ву	tes	Cycles	Opcode (Hex)	Addr Mode dst
орс	dst	:	2	4	C0	R
				4	C1	IR

Examples: Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

 RRC
 00H
 □
 Register 00H = 2AH, C = "1"

 RRC
 @01H
 □
 Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in destination register 00H. The sign flag and overflow flag are both cleared to "0".



6.6.59 SB0-Select Bank 0

SB0				
Operation:	$BANK \leftarrow 0$			
	The SB0 instruction clears the bank address fla selecting bank 0 register addressing in the set			
Flags:	No flags are affected.			
Format:				
		Bytes	Cycles	Opcode (Hex)
	орс	1	4	4F
Example:	The statement			
	SEO			

Clears FLAGS.0 to "0", selecting bank 0 register addressing.



6.6.60 SB1-Select Bank 1

SB1							
Operation:	BANK ← 1						
	The SB1 instruction sets the bank address flag in the FLAGS register (FLAGS.0) to logic one, selecting bank 1 register addressing in the set 1 area of the register file. (Bank 1 is not implemented in some KS88-series microcontrollers.)						
Flags:	No flags are affected.						
Format:							
		Bytes	Cycles	Opcode (Hex)			
	орс	1	4	5F			
Example:	The statement						
	SB1						
	Sets FLAGS.0 to "1", selecting bank 1 register	addressing	g, if impleme	ented.			

6.6.61 SBC-Subtract with Carry

SBC dst, src

Operation: dst \leftarrow dst – src – c

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags:

- **C:** Set if a borrow occurred (src > dst); cleared otherwise.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result is negative; cleared otherwise.
 - V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.
 - D: Always set to "1".
 - **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow".

Format:

				Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	орс	dst src		2	4	32	r	r
					6	33	r	lr
_								
	орс	src	dst	3	6	34	R	R
					6	35	R	IR
	орс	dst	src	3	6	36	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H and register 03H = 0AH:

SBC	R1, R2	R1 = 0CH, R2 = 03H
SBC	R1, @R2	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC	01H, 02H	Register 01H = 1CH, register 02H = 03H
SBC	01H, @02H	Register 01H = 15H, register 02H = 03H, register 03H = 0AH
SBC	01H, #8AH	Register 01H = 95H; C, S, and V = "1"

In the first example, if working register R1 contains the value 10H and register R2 the value 03H, the statement "SBC R1, R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in register R1.



6.6.62 SCF-Set Carry Flag							
SCF							
Operation:	C ← 1						
	The c	arry flag (C) is set to log	ic one, regardless	of its prev	/ious value.		
Flags:	C:	Set to "1".					
	No oth	ner flags are affected.					
Format:							
				Bytes	Cycles	Opcode (Hex)	
	op	DC		1	4	DF	
Example:	The st	atement					
	SCF						
	Sets t	he carry flag to logic on	e.				

6.6.63 SRA-Shift Right Arithmetic

dst

SRA

Operation: $dst(7) \leftarrow dst(7)$

 $C \leftarrow dst(0)$

 $dst(n) \leftarrow dst(n + 1), n = 0-6$

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.


6.6.64 SRP/SRP0/SRP1-Set Register Pointer

SRP	src		
SRP0	src		
SRP1	src		
Operation:	If src (1) = 1 and src (0) = 0 then: If src (1) = 0 and src (0) = 1 then: If src (1) = 0 and src (0) = 0 then:	RP0 (3–7) RP1 (3–7) RP0 (4–7) RP0 (3) □ RP1 (4–7) RP1 (3) □	src (3–7) src (3–7) src (4–7), 0 src (4–7), 1

The sources data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1. Bits 3–7 of the selected register pointer are written unless both register pointers are selected. RP0.3 is then cleared to logic zero and RP1.3 is set to logic one.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode src
орс	src	2	4	31	IM

Examples: The statement

SRP #40H

Sets register pointer 0 (RP0) at location 0D6H to 40H and register pointer 1 (RP1) at location 0D7H to 48H.

The statement "SRP0 #50H" sets RP0 to 50H, and the statement "SRP1 #68H" sets RP1 to 68H.



6.6.65 STOP-Stop Operation

STOP

Operation:

The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

Format:

Example:

		Bytes Cycle	Cycles			Addr Mode	
				(Hex)	dst	src	
	орс	1	4	7F	-	-	
:	The statement						
	STOP						
	Halts all microcontroller operations.						

6.6.66 SUB-Subtract

SUB dst, src

Operation: $dst \leftarrow dst - src$

C:

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.

Set if a "borrow" occurred; cleared otherwise.

- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- D: Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

			Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
орс	dst src		2	4	22	r	r
				6	23	r	lr
орс	src	dst	3	6	24	R	R
				6	25	R	IR
орс	dst	src	3	6	26	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

SUB	R1, R2 🗆	R1 = 0FH, R2 = 03H
SUB	R1, @R2 🗆	R1 = 08H, R2 = 03H
SUB	01H, 02H	Register 01H = 1EH, register 02H = 03H
SUB	01H, @02H	Register 01H = 17H, register 02H = 03H
SUB	01H, #90H	Register 01H = 91H; C, S, and V = "1"
SUB	01H, #65H 🗆	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03H, the statement "SUB R1, R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in destination register R1.



6.6.67 SWAP-Swap Nibbles

SWAP dst

Operation: dst $(0-3) \leftrightarrow$ dst (4-7)

The contents of the lower four bits and upper four bits of the destination operand are swapped.



Flags: C: Undefined.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Ву	/tes C	cles	Opcode (Hex)	Addr Mode dst
орс	dst		2	4	F0	R
				4	F1	IR

Examples: Given: Register 00H = 3EH, register 02H = 03H, and register 03H = 0A4H:

 SWAP
 00H
 □
 Register 00H = 0E3H

 SWAP
 @02H
 □
 Register 02H = 03H, register 03H = 4AH

In the first example, if general register 00H contains the value 3EH (00111110B), the statement "SWAP 00H" swaps the lower and upper four bits (nibbles) in the 00H register, leaving the value 0E3H (11100011B).

6.6.68 TCM-Test Complement under Mask

TCM dst, src **Operation:** (NOT dst) AND src This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected. Flags: C: Unaffected. **Z**: Set if the result is "0"; cleared otherwise. S: Set if the result bit 7 is set; cleared otherwise.

- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	орс	dst src		2	4	62	r	r
					6	63	r	lr
-		•						
	орс	src	dst	3	6	64	R	R
					6	65	R	IR
_								
	орс	dst	src	3	6	66	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H and register 02H = 23H:

TCM	R0, R1 🗆	R0 = 0C7H, R1 = 02H, Z = "1"
TCM	R0, @R1 🗆	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00н, 01н 🗆	Register 00H = 2BH, register 01H = 02H, Z = "1"
TCM	00н, @01н 🗆	Register 00H = 2BH, register 01H = 02H,
		register 02H = 23H, Z = "1"
TCM	00н, #34 🗆	Register 00H = 2BH, Z = "0"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TCM R0, R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.

R

R

IR

IM

6.6.69 TM-Test under Mask

ТМ	dst, sre	dst, src							
Operation:	dst AN	dst AND src							
	tested (mask)	This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.							
Flags:	C:	C: Unaffected.							
	Z :	Z: Set if the result is "0"; cleared otherwise.							
	S:	S: Set if the result bit 7 is set; cleared otherwise.							
	V :	Always reset t	o "0".						
	D:	Unaffected.							
	H:	Unaffected.							
Format:									
	Bytes Cycles Opcode Addr Mode (Hex) dst src								
	ор	c dst src			2	4	72	r	r
						6	73	r	lr
	ор	c src	dst]	3	6	74	R	R

				6	75
орс	dst	src	3	6	76

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H and register 02H = 23H:

ТМ	R0, R1 🗆	R0 = 0C7H, R1 = 02H, Z = "0"
TM	R0, @R1 🗆	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TM	00н, 01н	Register 00H = 2BH, register 01H = 02H, Z = "0"
MT	00H, @01H	Register 00H = 2BH, register 01H = 02H,
		register 02H = 23H, Z = "0"
ТМ	00н,#54н	Register 00H = 2BH, Z = "1"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TM R0, R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.



6.6.70 WFI-Wait for Interrupt

WFI

Operation:

The CPU is effectively halted until an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4n	3F

NOTE: (n = 1, 2, 3, ...)

Example: The following sample program structure shows the sequence of operations that follow a "WFI" statement:



6.6.71 XOR-Logical Exclusive OR

XOR dst, src

Operation: dst \leftarrow dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr dst	Mode src
	орс	dst src		2	4	B2	r	r
_					6	B3	r	lr
г								
	орс	src	dst	3	6	B4	R	R
					6	B5	R	IR
_								
	орс	dst	src	3	6	B6	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H and register 02H = 23H:

XOR	R0, R1	R0 = 0C5H, R1 = 02H
XOR	R0, @R1	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00н, 01н	Register 00H = 29H, register 01H = 02H
XOR	00H, @01H	Register 00H = 08H, register 01H = 02H, register 02H = 23H
XOR	00н, #54н	Register 00H = 7FH

contains the the R0 value

In the first example, if working register R0 contains the value 0C7H and if register R1 value 02H, the statement "XOR R0, R1" logically exclusive-ORs the R1 value with and stores the result (0C5H) in the destination register R0.



Clock, Power and Reset Circuits

7.1 Overview

The clock frequency for the S3F80QB can be generated by an external crystal or supplied by an external clock source. The clock frequency for the S3F80QB can range from 1 MHz to 8 MHz. The maximum CPU clock frequency, as determined by CLKCON register, is 8 MHz. The X_{IN} and X_{OUT} pins connect the external oscillator or clock source to the on-chip clock circuit.

Typically, application systems have a resister and two separate capacitors across the power pins in order to suppress high frequency noise and provide bulk charge storage for the overall system. When the nRESET pin input goes to high, the reset operation is released. External reset circuit has to be attached in the application systems.



7.1.1 System Clock Circuit

The system clock circuit has the following components:

- External crystal or ceramic resonator oscillation source (or an external clock)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f_{OSC} divided by 1, 2, 8 or 16)
- Clock circuit control register, CLKCON



Figure 7-1 Main Oscillator Circuit (External Crystal or Ceramic Resonator)



Figure 7-2 External Clock Circuit



7.1.2 Clock Status during Power-Down Modes

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. When Stop Mode is released, the oscillator starts by a reset
 operation or by an external interrupt. To enter the Stop Mode, STOPCON (STOP Control Register) has to be
 loaded with value, #0A5H before STOP instruction execution. After recovering from the Stop Mode by a reset
 or an external interrupt, STOPCON register is automatically cleared.
- In Idle mode, the internal clock signal is gated away from the CPU, but continues to be supplied to the interrupt structure, timer 0, timer 1, counter A and so on. Idle mode is released by a reset or by an interrupt (external or internally generated).



Figure 7-3 System Clock Circuit Diagram

7.1.3 System Clock Control Register (CLKCON)

The system clock control register, CLKCON, is located in address D4H, Set 1, Bank 0.

It is read/write addressable and has the following functions:

- 15 kHz Internal Oscillator enable/disable
- Oscillator frequency divide-by value

The CLKCON.6–.5 and CLKCON.2–.0 Bit are not used in S3F80QB. After a reset, the main oscillator is activated, and the $f_{OSC/16}$ (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to f_{OSC} , $f_{OSC/2}$, $f_{OSC/2}$, $f_{OSC/2}$, $f_{OSC/16}$.



Figure 7-4 System Clock Control Register (CLKCON)





Figure 7-5 Power Circuit (VDD)

Typically, application systems have a resister and two separate capacitors across the power pins. R1 and C1 located as near to the MCU power pins as practical to suppress high-frequency noise. C2 should be a bulk electrolytic capacitor to provide bulk charge storage for the overall system. We recommend that R1 = 10 Ω , C1 = 0.1 μ F and C2 = 100 μ F.



Figure 7-6 nRESET Circuit

When the nRESET pin input goes to high, the reset operation is released. External reset circuit has to be attached in the application systems for initializing. We recommend that R1 = 1 M Ω and C1 = 0.1 μ F.





Figure 7-7 Guide Line of Chip Operating Voltage

V _{DD} Slope	Min.	Тур.	Max.	Unit
R _{VF}	100	_	-	
R _{vr}	500	_	_	μs
Note: R_{VF} = falling; R_{VR} = rising.				

 Table 7-1
 Falling and Rising Time of Operating Voltage







8.1 Overview

Resetting the MCU is the function to start processing by generating reset signal using several reset schemes. During reset, most control and status are forced to initial values and the program counter is loaded from the reset vector. In case of S3F80QB, reset vector can be changed by Smart Option. (Refer to page 2-3).

Reset Sources

The S3F80QB has six-different system reset sources as following:

- The External Reset Pin (nRESET): When the nRESET pin transiting from V_{IL} (low input level of reset pin) to V_{IH} (high input level of reset pin), the reset pulse is generated on the condition of "V_{DD} ≥ V_{LVD}" in any operation mode.
- Watch Dog Timer (WTD): When watchdog timer enables in normal operating, a reset is generated whenever the basic timer overflow occurs.
- Low Voltage Detect (LVD): When V_{DD} is changed in condition for LVD operation in the normal operating mode, reset occurs.
- Internal Power-ON Reset (IPOR): When V_{DD} is changed in condition for IPOR operation, a reset is generated.
- External Interrupt (INT0-INT9): When RESET Control Bit is set to "0" (Smart Option @ 03FH) and chip is in Stop Mode, if external interrupt is enabled, external interrupts by P0 and P2 generate the reset signal.
- STOP Error Detection & Recovery (SED & R): When RESET Control Bit is set to "0" (Smart Option @ 03FH) and MCU is in stop or abnormal state, the falling edge input of P0 or P2.4–P2.7 generates the reset signal regardless of external interrupt enable or disable.





Figure 8-1 Reset Sources of the S3F80QB

- 1. The rising edge detection of LVD circuit while rising of V_{DD} passes the level of V_{LVD} .
- 2. When POR circuit detects V_{DD} below V_{POR}, reset is generated by internal power-on reset.
- 3. Basic Timer over-flow for watchdog timer. Refer to Chapter 10. Basic Timer and Timer 0 for more understanding.
- 4. The reset pulse generation by transiting of reset pin (nRESET) from low level to high level on the condition that V_{DD} is higher level state than V_{LVD} (Low level Detect Voltage).

5. When RESET Control Bit (Smart Option @ 03FH) is set to "0" and chip is in Stop Mode, external interrupt input by P0 and P2 generates the reset signal.

6. When RESET Control Bit (Smart Option @ 03FH) are set to "0" and chip is in Stop Mode or abnormal state,

the falling edge input of P0 and P2.4–P2.7 generates the reset signal regardless of external interrupt enable/disable.





Figure 8-2 Reset Block Diagram of the S3F80QB



8.2 Reset Mechanism

The interlocking work of reset pin and LVD circuit supplies two operating modes: Backup Mode input, and system reset input. Backup Mode input automatically makes a chip stop, when the reset pin is set to low level or the voltage at V_{DD} is lower than V_{LVD} . When the reset pin is at a high state and the LVD circuit detects rising edge of V_{DD} on the point V_{LVD} , the reset pulse generator makes a reset pulse, and system reset occurs. When the operating mode is in Stop Mode, the LVD circuit is disabled to reduce the current consumption under 5 μ A (at V_{DD} = 3.6 V). Therefore, although the voltage at V_{DD} is lower than V_{LVD} , the chip doesn't go into Backup Mode when the operating state is in Stop Mode and reset pin is High level (Vreset > V_{IH}).

8.2.1 External Reset Pin

When the nRESET pin transiting from V_{IL} (low input level of reset pin) to V_{IH} (high input level of reset pin), the reset pulse is generated on the condition of " $V_{DD} \ge V_{LVD}$ ".

8.2.2 Watch Dog Timer Reset

The watchdog timer that can recover to normal operation from abnormal function is built in S3F80QB. Watchdog timer generates a system reset signal, if Basic Timer Counter (BTCNT) isn't cleared within a specific time by program. For more understanding of the watchdog timer function, please refer to chapter 10, Basic Timer and Timer 0.

8.2.3 LVD Reset

The Low Voltage Detect Circuit (LVD) is built on the S3F80QB product to generate a system reset. LVD is disabled in Stop Mode. When the voltage at V_{DD} is falling down and passing V_{LVD} , the chip goes into Backup Mode at the moment " $V_{DD} = V_{LVD}$ ". As the voltage at V_{DD} is rising up, the reset pulse is occurred at the moment " $V_{DD} \ge V_{LVD}$ ".



Figure 8-3 Reset Block Diagram by LVD for the S3F80QB in Stop Mode

NOTE:

- 1. LVD is disabled in Stop Mode. LVD always operates in any other operation modes.
- 2. CPU can enter Stop Mode by setting STOPCON (Stop Control Register) into 0A5H before execution STOP instruction.
- This signal is output relating to Stop Mode. If STOPCON has 0A5H, and STOP instruction is executed, that output signal makes S3F80QB enter Stop Mode. So that is one of two statuses; one is Stop Mode, the other is not Stop Mode.



8.3 Internal Power-On Reset

The power-on reset circuit is built on the S3F80QB product. When power is initially applied to the MCU, or when V_{DD} drops below the V_{POR} , the POR circuit holds the MCU in reset until V_{DD} has risen above the V_{LVD} level.



Figure 8-4 Timing Diagram for Internal Power-On Reset Circuit





Figure 8-5 Reset Timing Diagram for the S3F80QB in Stop Mode by IPOR

8.4 External Interrupt Reset

When RESET Control Bit (Smart Option @ 03FH) is set to "0" and chip is in Stop Mode, if external interrupt is occurred by among the enabled external interrupt sources, from INT0 to INT9, reset signal is generated.

8.5 Stop Error Detection & Recovery

When RESET Control Bit (Smart Option @ 03FH) is set to "0" and chip is in stop or abnormal state, the falling edge input of P0 and P2.4–P2.7 generates the reset signal.

8.6 External Reset Pin

When the nRESET pin transiting from V_{IL} (low input level of reset pin) to V_{IH} (high input level of reset pin), the reset pulse is generated on the condition of " $V_{DD} \ge V_{LVD}$ " in any operation mode.

Refer to following table and figure for more information.

	Cond	Reset	System Reset		
Slope of V_{DD}	V _{DD}	The Voltage Level of Reset Pin (Vreset)	Source		
Rising up from	$V_{DD} \geq V_{LVD}$	$Vreset \geq V_{IH}$	□-	No system reset	
$V_{POR} < V_{DD} < V_{LVD}$	$V_{DD} > V_{LVD}$	Vreset < V _{IH}	□-	No system reset	
	$V_{DD} < V_{LVD}$	Transition from "Vreset < V _{IL} " to "V _{IH} < Vreset"		No system reset	
Rising up from	$V_{DD} \geq V_{LVD}$	$Vreset \ge V_{IH}$	Internal POR	System reset occurs	
$V_{DD} < V_{POR}$	$V_{DD} > V_{LVD}$	Vreset < V _{IH}		No system reset	
	$V_{DD} < V_{LVD}$	Transition from "Vreset < V _{IL} " to "V _{IH} < Vreset"		No system reset	
Standstill $(V_{DD} \ge V_{LVD})$	$V_{DD} \geq V_{LVD}$	Transition from "Vreset < V _{IL} " to "V _{IH} < Vreset"	Reset pin	System reset occurs	

Table 8-1 Reset Condition in Stop Mode



8.7 Power-Down Modes

The power down mode of S3F80QB are described following that:

- Idle mode
- Back- up mode
- Stop mode

8.7.1 IDLE Mode

Idle mode is invoked by the instruction IDLE (op-code 6FH). In Idle mode, CPU operations are halted while some peripherals remain active. During Idle mode, the internal clock signal is gated away from the CPU and from all but the following peripherals, which remain active:

- Interrupt logic
- Basic Timer
- Timer 0
- Timer 1
- Timer 2
- Counter A
- FRT
- SPI

I/O port pins retain the state (input or output) they had at the time Idle mode was entered.

8.7.2 IDLE Mode Release

You can release Idle mode in one of two ways:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slowest clock (1/16) because of the hardware reset value for the CLKCON register. If all interrupts are masked in the IMR register, a reset is the only way you can release Idle mode.
- Activate any enabled interrupt; internal or external. When you use an interrupt to release Idle mode, the 2-bit CLKCON.4/CLKCON.3 value remains unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt condition (IRET) occurs, the instruction immediately following the one which initiated Idle mode is executed.
- **NOTE:** Only external interrupts built in to the pin circuit can be used to release Stop Mode. To release Idle mode, you can use either an external interrupt or an internally-generated interrupt.



8.7.3 Backup Mode

For reducing current consumption, S3F80QB goes into Backup Mode. If external reset pin is low state or a falling level of V_{DD} is detected by LVD circuit on the point of V_{LVD} , chip goes into the Backup Mode. CPU and peripheral operation are stopped, but LVD is enabled. Because of oscillation stop, the supply current is reduced. In Backup Mode, chip cannot be released from Backup Mode by any interrupt. The only way to release Backup Mode is the system-reset operation by interactive work of reset pin and LVD circuit. The system reset of watchdog timer is not occurred in back up mode.



Figure 8-6 Block Diagram for Backup Mode



Figure 8-7 Timing Diagram for Backup Mode Input and Released by LVD









8.7.4 Stop Mode

Stop Mode is invoked by executing the instruction "STOP", after setting the stop control register (STOPCON). In Stop Mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the current consumption can be reduced. All system functions stop when the clock "freezes", but data stored in the internal register file is retained. However, the status of internal ring oscillator (ICLK, 15 kHz) is configurable. Stop Mode can be released in one of two ways: by a system reset or by an external interrupt. After releasing from Stop Mode, the value of stop control register (STOPCON) is cleared automatically.

[
This example shows how	v to onto	the Ston Mode			
This example shows not					
	ORG	0000H	;	Reset	address
	•				
	•				
	•				
	JP	T, START			
ENTER_STOP:		-,			
ENIER_SIDE.					
	LD	STOPCON, #0A5H			
	STOP				
	NOP				
	NOP				
	NOP				
	RET				
	ORG	0100H-3			
	JP				
	UP	T, START			
		0.1.0.0			
	ORG	0100H			
START: LD	BTCON,	#03	;	Clear	basic timer counter.
	•				
	•				
	•				
MAIN: NOP					
	•				
	•				
	CALL	ENTER_STOP	;	Enter	the Stop Mode
	•				
	•				
	•				
	LD	BTCON,#02H	;	Clear	basic timer counter.
	JP	T, MAIN			
	•	-,			
	•				
	•				

Example 8-1 Programming Tip-To Enter Stop Mode
--

8.8 Sources to Release Stop Mode

Stop mode is released when following sources go active:

- System Reset by external reset pin (nRESET)
- System Reset by Internal Power-On Reset (IPOR)
- External Interrupt (INT0–INT9)
- FRT interrupt (FRTINT)
- SED & R circuit

8.8.1 Using nRESET Pin to Release Stop Mode

Stop mode is released when the system reset signal goes active by nRESET Pin: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. When the oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in reset address.

8.8.2 Using IPOR to Release Stop Mode

Stop mode is released when the system reset signal goes active by internal power-on reset (IPOR). All system and peripheral control registers are reset to their default hardware values and contents of all data registers are unknown states. When the oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in reset address.

8.8.3 Using an FRT Interrupt to Release Stop Mode

FRT interrupts can be used to release Stop Mode. When FRT interrupt is enabled, S3F80QB is released from Stop Mode.

8.8.4 Using an External Interrupt to Release Stop Mode

External interrupts can be used to release Stop Mode. When RESET Control Bit is set to "0" (Smart Option @ 03FH) and external interrupt is enabled, S3F80QB is released from Stop Mode and generates reset signal. On the other hand, when RESET Control Bit are set to "1" (Smart Option @ 03FH), S3F80QB is only released from Stop Mode and does not generate reset signal. To wake-up from Stop Mode by external interrupt from INT0 to INT9, external interrupt should be enabled by setting corresponding control registers or instructions.

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in system and peripheral control registers are unchanged.
- If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before entering Stop mode.
- If you use an interrupt to release Stop mode, the bit-pair setting for CLKCON.4/CLKCON.3 remains unchanged and the currently selected clock value is used.

•

8.8.5 SED & R (Stop Error Detect and Recovery)

The Stop Error Detect & Recovery circuit is used to release Stop Mode and prevent abnormal–Stop Mode that can be occurred by battery bouncing. It executes two functions in related to the internal logic of P0 and P2.4–P2.7. One is releasing from stop status by switching the level of input port (P0 or P2.4–P2.7) and the other is keeping the chip from entering Stop Mode when the chip is in abnormal status.

- Releasing from Stop Mode
- When RESET Control Bit is set to "0" (Smart Option @ 03FH), if falling edge input signal enters in through Port 0 or P2.4–P2.7, S3F80QB is released from Stop Mode and generates reset signal. On the other hand, when RESET Control Bit is set to "1" (Smart Option @ 03FH), S3F80QB is only released Stop Mode, reset doesn't occur. When the falling edge of a pin on Port0 and P2.4–P2.7 is entered, the chip is released from Stop Mode even though external interrupt is disabled.
- Keeping the chip from entering abnormal-Stop Mode
- This circuit detects the abnormal status by checking the port (P0 and P2.4–P2.7) status. If the chip is in abnormal status it keeps from entering Stop Mode.
- **NOTE:** In case of P2.0–2.3, SED & R circuit isn't implemented. So although 4pins, P2.0–2.3, have the falling edge input signal in Stop Mode, if external interrupt is disabled, the stop state of S3F80QB is unchanged. Do not use Stop Mode if you are using an external clock source because Xin input must be cleared internally to VSS to reduce current leakage.



8.9 System Reset Operation

System reset starts the oscillation circuit, synchronize chip operation with CPU clock, and initialize the internal CPU and peripheral modules. This procedure brings the S3F80QB into a known operating status. To allow time for internal CPU clock oscillation to stabilize, the reset pulse generator must be held to active level for a minimum time interval after the power supply comes within tolerance. The minimum required reset operation for a oscillation stabilization time is 16 oscillation clocks. All system and peripheral control registers are then reset to their default hardware values; (see <u>Table 8-2</u>).

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watch-dog function (Basic Timer) is enabled.
- Port 0, 2 and 3 are set to input mode and all pull-up resistors are disabled for the I/O port pin circuits.
- Peripheral control and data register settings are disabled and reset to their default hardware values. (See <u>Table 8-2</u>)
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in reset address is fetched and executed.
- **NOTE:** To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, before entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON. But we recommend you should use it to prevent the chip malfunction.

8.10 Hardware Reset Values

<u>Table 8-2</u> list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("--'" means that the bit is either not used or not mapped (but a 0 is read from the bit position).

Set I, Dalik	o negi		ues a		(CSCI	•				
Mnemonic	Add	Iress		E	Bit Va	lues	after	Rese	t	
	Dec	Hex	7	6	5	4	3	2	1	0
TOCNT	208	D0H	0	0	0	0	0	0	0	0
TODATA	209	D1H	1	1	1	1	1	1	1	1
T0CON	210	D2H	0	0	0	0	0	0	0	0
BTCON	211	D3H	0	0	0	0	0	0	0	0
CLKCON	212	D4H	0	0	0	0	0	0	0	0
FLAGS	213	D5H	х	х	х	х	х	х	0	0
RP0	214	D6H	1	1	0	0	0	_	_	-
RP1	215	D7H	1	1	0	0	1	_	_	-
SPL	217	D9H	х	х	х	х	х	х	х	х
IPH	218	DAH	х	х	х	х	х	х	х	х
IPL	219	DBH	х	х	х	х	х	х	х	х
IRQ	220	DCH	0	0	0	0	0	0	0	0
IMR	221	DDH	х	х	х	х	х	х	х	х
SYM	222	DEH	0	_	_	х	х	х	0	0
PP	223	DFH	0	0	0	0	0	0	0	0
P0	224	E0H	0	0	0	0	0	0	0	0
P1	225	E1H	0	0	0	0	0	0	0	0
P2	226	E2H	0	0	0	0	0	0	0	0
P3	227	E3H	0	_	0	0	1	1	0	0
P4	228	E4H	0	0	0	0	0	0	0	0
P2INT	229	E5H	0	0	0	0	0	0	0	0
P2PND	230	E6H	0	0	0	0	0	0	0	0
P0PUR	231	E7H	0	0	0	0	0	0	0	0
P0CONH	232	E8H	0	0	0	0	0	0	0	0
P0CONL	233	E9H	0	0	0	0	0	0	0	0
P1CONH	234	EAH	1	1	1	1	1	1	1	1
P1CONL	235	EBH	0	0	0	0	0	0	0	0
P2CONH	236	ECH	0	0	0	0	0	0	0	0
P2CONL	237	EDH	0	0	0	0	0	0	0	0
	Mnemonic TOCNT TODATA TOCON BTCON CLKCON FLAGS RP0 RP1 SPL IPH IPL IRQ MR SYM PP P0 P1 P2 P3 P4 P2INT P2PND P0CONH P0CONL P1CONL P1CONL P1CONL P2CONH	Mnemonic Ada TOCNT 208 TODATA 209 TOCON 210 BTCON 211 CLKCON 212 FLAGS 213 RP0 214 RP1 215 SPL 217 IPH 218 IPL 219 IRQ 220 IMR 221 SYM 222 PP 223 PP 223 PO 224 P1 225 P2 226 P3 227 P4 228 P2INT 229 P2PND 230 P0CONH 231 P0CONH 233 P1CONH 234 P1CONL 235 P2CONH 235	Mnemonic Adl=sss Dec Hex TOCNT 208 D0H TODATA 209 D1H TOCON 210 D2H BTCON 211 D3H CLKCON 212 D4H FLAGS 213 D5H RP0 214 D6H RP1 215 D7H IPH 215 D7H IPH 218 DAH IPH 219 DBH IPH 219 DBH IPH 219 DH IRQ 220 DCH PP 223 DFH PP 223 DFH PP 224 E0H P1 225 E1H P2 226 E2H P3 227 E3H P4 228 E4H P2 230 E6H P2 231 E7H P0	Mnemonic Adl=ss Dec Hex 7 TOCNT 208 D0H 0 TODATA 209 D1H 1 TOCON 210 D2H 0 BTCON 211 D3H 0 CLKCON 212 D4H 0 FLAGS 213 D5H X RP0 214 D6H 1 RP1 215 D7H 1 RP1 215 D7H X IPL 217 D9H X IPL 218 DAH X IPL 219 DBH X IPL 219 DBH X IPL 219 DCH X IPL 218 DAH X IPL 218 DAH X IPL 218 DAH X IPQ 223 DEH 0 P1 225 E	Mnemonic AdJ=rss 7 6 T0CNT 208 D0H 0 0 T0DATA 209 D1H 1 1 T0CON 210 D2H 0 0 BTCON 211 D3H 0 0 BTCON 212 D4H 0 0 FLAGS 213 D5H X X RP0 214 D6H 1 1 RP1 215 D7H 1 1 RP1 218 DAH X X IPH 218 DAH X X IRQ 220 DCH 0 0 IRR 221 DDH X X SYM 222 DEH 0 - PP 223 DFH 0 0 P1 225 E1H 0 0 P2 226 E2H 0 0 <t< td=""><td>Mnemonic AdJ=ss Bit Value Dec Hex 7 6 5 TOCNT 208 D0H 0 0 0 TODATA 209 D1H 1 1 1 TOCON 210 D2H 0 0 0 BTCON 211 D3H 0 0 0 BTCON 211 D3H 0 0 0 CLKCON 212 D4H 0 0 0 FLAGS 213 D5H X X X RP0 214 D6H 1 1 0 RP1 215 D7H 1 1 0 IPH 218 DAH X X X IPL 219 DBH X X X IRQ 220 DCH 0 0 0 P1 223 DFH 0 0 0</td><td>DecHex7654TOCNT208DOH0000TODATA209D1H1111TOCON210D2H0000BTCON211D3H0000CLKCON212D4H0000FLAGS213D5HXXXXRP0214D6H1100RP1215D7H1100RP1215D7HXXXXIPH218DAHXXXXIPL219DBHXXXXIRQ220DCH0000PP223DFH0000P0224E0H0000P1225E1H0000P2226E2H0000P4228E4H0000P2NND230E6H0000P0CONH232E8H0000P0CONH235E8H0000P1CONH235E8H0000P1CONH236E8H0000</td><td>Adt=ss Bit U=u=u=u Dec Hex 7 6 5 4 3 TOCNT 208 D0H 0 0 0 0 0 TODATA 209 D1H 1 1 1 1 1 TOCON 210 D2H 0 0 0 0 0 BTCON 211 D3H 0 0 0 0 0 0 BTCON 211 D3H 0 0 0 0 0 0 CLKCON 212 D4H 0 0 0 0 0 FLAGS 213 D5H X X X X X RP0 214 D6H 1 1 0 0 1 IPH 215 D7H X X X X X IPH 218 DAH X X X X X</td><td>Aderes Bit Users Bit Users Bit Users Bit Users TOCNT 208 DOH 0<</td><td>Mnemonic Add:son F 6 5 4 3 2 1 TOCNT 208 D0H 0</td></t<>	Mnemonic AdJ=ss Bit Value Dec Hex 7 6 5 TOCNT 208 D0H 0 0 0 TODATA 209 D1H 1 1 1 TOCON 210 D2H 0 0 0 BTCON 211 D3H 0 0 0 BTCON 211 D3H 0 0 0 CLKCON 212 D4H 0 0 0 FLAGS 213 D5H X X X RP0 214 D6H 1 1 0 RP1 215 D7H 1 1 0 IPH 218 DAH X X X IPL 219 DBH X X X IRQ 220 DCH 0 0 0 P1 223 DFH 0 0 0	DecHex7654TOCNT208DOH0000TODATA209D1H1111TOCON210D2H0000BTCON211D3H0000CLKCON212D4H0000FLAGS213D5HXXXXRP0214D6H1100RP1215D7H1100RP1215D7HXXXXIPH218DAHXXXXIPL219DBHXXXXIRQ220DCH0000PP223DFH0000P0224E0H0000P1225E1H0000P2226E2H0000P4228E4H0000P2NND230E6H0000P0CONH232E8H0000P0CONH235E8H0000P1CONH235E8H0000P1CONH236E8H0000	Adt=ss Bit U=u=u=u Dec Hex 7 6 5 4 3 TOCNT 208 D0H 0 0 0 0 0 TODATA 209 D1H 1 1 1 1 1 TOCON 210 D2H 0 0 0 0 0 BTCON 211 D3H 0 0 0 0 0 0 BTCON 211 D3H 0 0 0 0 0 0 CLKCON 212 D4H 0 0 0 0 0 FLAGS 213 D5H X X X X X RP0 214 D6H 1 1 0 0 1 IPH 215 D7H X X X X X IPH 218 DAH X X X X X	Aderes Bit Users Bit Users Bit Users Bit Users TOCNT 208 DOH 0<	Mnemonic Add:son F 6 5 4 3 2 1 TOCNT 208 D0H 0

Table 8-2 Set 1, Bank 0 Register Values after Reset

Register Name	Mnemonic	Add	Iress		E	Bit Va	lues	after	Rese	t	
		Dec	Hex	7	6	5	4	3	2	1	0
Port 2 Pull-up Enable Register	P2PUR	238	EEH	0	0	0	0	0	0	0	0
Port 3 Control Register	P3CON	239	EFH	0	0	0	0	0	0	0	0
Port 4 Control Register	P4CON	240	F0H	0	0	0	0	0	0	0	0
Port 0 Interrupt Enable Register	POINT	241	F1H	0	0	0	0	0	0	0	0
Port 0 Interrupt Pending Register	P0PND	242	F2H	0	0	0	0	0	0	0	0
Counter A Control Register	CACON	243	F3H	0	0	0	0	0	0	0	0
Counter A Data Register (High Byte)	CADATAH	244	F4H	1	1	1	1	1	1	1	1
Counter A Data Register (Low Byte)	CADATAL	245	F5H	1	1	1	1	1	1	1	1
Timer 1 Counter Register (High Byte)	T1CNTH	246	F6H	0	0	0	0	0	0	0	0
Timer 1 Counter Register (Low Byte)	T1CNTL	247	F7H	0	0	0	0	0	0	0	0
Timer 1 Data Register (High Byte)	T1DATAH	248	F8H	1	1	1	1	1	1	1	1
Timer 1 Data Register (Low Byte)	T1DATAL	249	F9H	1	1	1	1	1	1	1	1
Timer 1 Control Register	T1CON	250	FAH	0	0	0	0	0	0	0	0
STOP Control Register	STOPCON	251	FBH	0	0	0	0	0	0	0	0
Locations FCH is not mapped. (For fac	ctory test)										
Basic Timer Counter	BTCNT	253	FDH	0	0	0	0	0	0	0	0
External Memory Timing Register	EMT	254	FEH	0	1	1	1	1	1	0	_
Interrupt Priority Register	IPR	255	FFH	х	х	х	х	х	х	х	х

NOTE:

1. Although the SYM register is not used, SYM.5 should always be "0". If you accidentally write a 1 to this bit during normal operation, a system malfunction may occur.

2. Except for T0CNTH, T0CNTL, IRQ, T1CNTH, T1CNTL, T2CNTH, T2CNTL, and BTCNT, which are read-only, all registers in set 1 are read/write addressable.

3. You cannot use a read-only register as a destination field for the instructions OR, AND, LD, and LDB.

Table 8-3 Set 1, Bank 1 Register Values after Reset

	,										
Register Name	Mnemonic	Add	ress		I	Bit Va	lues	after	Rese	t	
		Dec	Hex	7	6	5	4	3	2	1	0
LVD Control Register	LVDCON	224	E0H	_	_	_	_	_	_	_	0
Port 3[4:5] Control Register	P345CON	225	E1H	0	1	0	1	0	0	0	0
Port 4 Control Register (High Byte)	P4CONH	226	E2H	1	1	1	1	1	1	1	1
Port 4 Control Register (Low Byte)	P4CONL	227	E3H	1	1	1	1	1	1	1	1
Timer 2 Counter Register (High Byte)	T2CNTH	228	E4H	0	0	0	0	0	0	0	0
Timer 2 Counter Register (Low Byte)	T2CNTL	229	E5H	0	0	0	0	0	0	0	0
Timer 2 Data Register (High Byte)	T2DATAH	230	E6H	1	1	1	1	1	1	1	1
Timer 2 Data Register (Low Byte)	T2DATAL	231	E7H	1	1	1	1	1	1	1	1
Timer 2 Control Register	T2CON	232	E8H	0	0	0	0	0	0	0	0
SPI Control Register	SPICON	233	E9H	0	0	0	0	0	0	0	0
SPI Status Register	SPISTAT	234	EAH	0	0	0	1	1	1	1	0
SPI Data Register	SPIDATA	235	EBH	1	1	1	1	1	1	1	1
Flash Memory Sector Address Register (High Byte)	FMSECH	236	ECH	0	0	0	0	0	0	0	0
Flash Memory Sector Address Register (Low byte)	FMSECL	237	EDH	0	0	0	0	0	0	0	0
Flash Memory User Programming Enable Register	FMUSR	238	EEH	0	0	0	0	0	0	0	0
Flash Memory Control Register	FMCON	239	EFH	0	0	0	0	_	_	_	0
Reset Indicating Register	RESETID	240	F0H	Refe	er to C	Chapte	er 4 "	Contro	ol Reg	gisters	s"
LVD Flag Level Selection Register	LVDSEL	243	F1H	0	0	_	_	_	_	_	_
PORT 1 Output Mode Pull-up Enable Register	P1OUTPU	244	F2H	0	0	0	0	0	0	0	0
Port 2 Output Mode Selection Register	P2OUTMD	245	F3H	0	0	0	0	0	0	0	0
Port 3 Output Mode Pull-up Enable Register	P3OUTPU	246	F4H	-	-	0	0	-	-	0	0
Port 4 Output Mode Pull-up Enable Register	P4OUTPU	247	F5H	0	0	0	0	0	0	0	0
FRT Counter Register 2	FRTCNT2	246	F6H	0	0	0	0	0	0	0	0
FRT Counter Register 1	FRTCNT1	247	F7H	0	0	0	0	0	0	0	0
FRT Counter Register 0	FRTCNT0	248	F8H	0	0	0	0	0	0	0	0
FRT Data Register 2	FRTDATA2	249	F9H	0	0	0	0	0	0	0	0
FRT Data Register 1	FRTDATA1	250	FAH	0	0	0	0	0	0	0	0
FRT Data Register 0	FRTDATA0	251	FBH	0	0	0	0	0	0	0	0
FRT Control Register	FRTCON	252	FCH	0	0	0	0	0	0	0	0
NOTE:											

NOTE:

1. P345CON will be initialized as "50H" to set P3.4 and P3.5 into open drain output mode after reset operation.



2. S3F80QB has P4CONH, P4CONL and P4CON as port4 control registers. P4CONH and P4CONL will be initialized as the CMOS input with pull up mode after reset. On the other hand, P4CON will be initialized as open-drain output mode. After reset, status of port4 is decided by P345CON.0 bit. So port 4 reset status will be initialized as open-drain output mode.

Mode	Rese	et Source		Smart Optior	า 1 st Bit	@ 3FH		
				1		0		
Normal	Reset Pin		0	Reset	0	Reset		
Operating	Operating Watch Dog Timer Enable		0	Reset	0	Reset		
IPOR		IPOR		IPOR		Reset	0	Reset
	LVD			Reset	0	Reset		
External Interrupt (EI) P0 and P2		Х	External ISR	Х	External ISR			
	External Interrupt (DI) P0 and P2		Х	Continue	Х	Continue		
Stop	Reset Pin		0	Reset	0	Reset		
Mode	Watch Dog Time	er Enable	Х	STOP	Х	STOP		
	IPOR		0	STOP Release and Reset	0	STOP Release and Reset		
	LVD			STOP	Х	STOP		
External Interrupt (EI-Enable) P0 and P2		X	STOP Release and External ISR	0	STOP Release and Reset			
	SED&R P0 & P2.4–2.7		X	STOP Release and Continue	0	STOP Release and Reset		
		P2.0-2.3	Х	STOP	Х	STOP		

 Table 8-4
 Reset Generation According to the Condition of Smart Option

NOTE:

1. "X" means that a corresponding reset source don't generate reset signal. "O" means that a corresponding reset source generates reset signal.

- 2. "Reset" means that reset signal is generated and chip reset occurs,
- 3. "Continue" means that it executes the next instruction continuously without ISR execution.
- 4. "External ISR" means that chip executes the interrupt service routine of generated external interrupt source.
- 5. "STOP" means that the chip is in stop state.
- 6. "STOP "Release and External ISR' means that chip executes the external interrupt service routine of generated external interrupt source after STOP released.
- 7. "STOP" Release and Continue' means that executes the next instruction continuously after STOP released.



8.11 Recommendation for Unusued Pins

To reduce overall power consumption, please configure unused pins according to the guideline description <u>*Table</u></u><u>8-5</u>.</u>*

Pin Name	Recommend	Example
Port 0	Set Input modeEnable Pull-up ResisterNo Connection for Pins	 P0CONH ← # 00H or 0FFH P0CONL ← # 00H or 0FFH P0PUR ← # 0FFH
Port 1	 Set Open-Drain Output mode Set P1 Data Register to # 00H. Disable Pull-up Resister No Connection for Pins 	 P1CONH ← # 55H P1CONL ← # 55H P1 ← # 00H P10UTPU ← # 00H
Port 2	 Set Push-pull Output mode Set P2 Data Register to # 00H. Disable Pull-up resister No Connection for Pins 	 P2CONH ← # 0AAH P2CONL ← # 0AAH P2 ← # 00H P2PUR ← # 00H
P3.0–3.1	 Set Push-pull Output mode Set P3 Data Register to # 00H. No Connection for Pins 	 • P3CON ← # 11010010B • P3 ← # 00H
P3.2– P3.3	_	No connection
P3.4–P3.5	 Set Push-pull Output mode Set P3.4 and P3.5 Data Register to # 00H. No Connection for Pins 	 • P345CON ← # A0H • P3 ← # 00H
Port 4	 Set Push-pull Output mode Set P4 Data Register to # 00H. No Connection for Pins 	 P4CONH ← # 0AAH P4CONL ← # 0AAH P4 ← # 00H
Test	Connect to V _{SS} .	-

 Table 8-5
 Guideline for Unused Pins to Reduced Power Consumption



8.12 Summary Table of Backup Mode, Stop Mode and Reset Status

For more understanding, please see the below description <u>Table 8-6</u>.

Item/Mode	Back-up	Reset Status	Stop
Approach Condition	 External nRESET pin is low level state or V_{DD} is lower than V_{LVD} 	 External nRESET pin is on rising edge. The rising edge at V_{DD} is detected by LVD circuit. (When V_{DD} ≥ V_{LVD}) Watch-dog timer overflow signal is activated. 	 STOPCON ← # A5H STOP (LD STOPCON, # 0A5H) (STOP)
Port status	 All I/O port is floating status except for P3.2 and P3.3 All the ports become input mode but is blocked. Disable all pull-up resister except for P3.2 and P3.3 	 All I/O port is floating status except P3.2 and P3.3. Disable all pull-up resisters except P3.2 and P3.3. 	 All the ports keep the previous status. Output port data is not changed.
Control Register	 All control register and system register are initialized as list of <u>Table</u> <u>8-2</u>. 	 All control register and system register are initialized as list of <u>Table 8-2</u>. 	
Releasing Condition	 External nRESET pin is high (rising edge). The rising edge of LVD circuit is generated. 	After passing an oscillation warm-up time	 External interrupt, or reset SED & R Circuit.
Others	There is no current consumption in chip.	There can be input leakage current in chip.	It depends on control program

Table 8-6 Summary of Each Mode	Table 8-6	Summary of Each Mode
--------------------------------	-----------	----------------------





9.1 Overview

The S3F80QB microcontroller has a 44-ELP and 44-QFP package type:

44-ELP package has five bit-programmable I/O ports, P0–P3 and P4. Four ports, P0–P2 and P4, are 8-bit ports and P3 is a 6-bit port. This gives a total of 38 I/O pins.

Each port is bit-programmable and can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

For IR applications, port 0, port 1, and port 2 are usually configured to the keyboard matrix and port 3 is used to IR drive pins.

<u>Table 9-1</u> and <u>Table 9-2</u> give you a general overview of S3F80QB I/O port functions.


Table 9-1 S3F80QB Port Configuration Overview (44-ELP/44-QFP)

Port	Configuration Options		
Port 0	8-bit general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and interrupt enable/disable register (P0INT) and pending control register (P0PND); Pull-up resistors can be assigned to individual P0 pins using P0PUR register settings. This port is dedicated for key input in IR controller application.		
Port 1	8-bit general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output. This port is dedicated for key output in IR controller application.		
Port 2	8-bit general-purpose I/O port; Input, open-drain output, or push-pull output. The P2 pins, P2.0– P2.7, can be used as external interrupt inputs and have noise filters. The P2INT register is used to enable/disable interrupts and P2PND bits can be polled by software for interrupt pending control. Pull-up resistors can be assigned to individual P2 pins using P2PUR register settings. Also, P2.4 to P2.7 can be used for SPI function.		
P3.0–P3.1	P3.0 is configured input functions (Input mode, with or without pull-up, for normal input or T0CAP) or output functions (push-pull or open-drain output mode, for normal output or T0PWM). P3.1 is configured input functions (Input mode, with or without pull-up, for normal input) or output functions (push-pull or open-drain output mode, for normal output or REM function). P3.1 is dedicated for IR drive pin and P3.0 can be used for indicator LED drive.		
P3.2–P3.3	P3.2 is configured only input pin with pull-up resistor (for normal input or T0CK function). P3.3 is configured only input pin with pull-up resistor (for normal input, T1CAP function, or T2CAP function). P3.3 can be used for IR signal capture pin with T1CAP function or T2CAP function.		
P3.4–P3.5	2-bit general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output.		
P3.7	P3.7 is not configured for I/O pin and it only used to control carrier signal on/off.		
Port 4	8-bit general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output. This port is dedicated for key output in IR controller application.		



9.2 Port Data Registers

<u>Table 9-2</u> gives you an overview of the register locations of all four S3F80QB I/O port data registers. Data registers for ports 0, 1, 2 and 4 have the general format shown in <u>Figure 9-1</u>.

NOTE: The data register for port 3, P3, contains 6 bits for P3.0–P3.5, and an additional status bit (P3.7) for carrier signal on/off.

Register Name	Mnemonic	Decimal	Hex	Location	RW
Port 0 data register	P0	224	E0H	Set 1, Bank 0	RW
Port 1 data register	P1	225	E1H	Set 1, Bank 0	RW
Port 2 data register	P2	226	E2H	Set 1, Bank 0	RW
Port 3 data register	P3	227	E3H	Set 1, Bank 0	RW
Port 4 data register	P4	228	E4H	Set 1, Bank 0	RW

 Table 9-2
 Port Data Register Summary

Because port 3 is a 6-bit I/O port, the port 3 data register only contains values for P3.0–P3.5. The P3 register also contains a special carrier on/off bit (P3.7). See the port3 description for details. All other I/O ports are 8-bit.



Figure 9-1 S3F80QB I/O Port Data Register Format

9.3 Pull-Up Resistor Enable Registers

You can assign pull-up resistors to the pin circuits of individual pins in port 0 and port 2. To do this, you make the appropriate settings to the corresponding pull-up resistor enable registers; P0PUR and P2PUR. These registers are located in set 1, bank 0 at locations E7H and EEH, respectively, and are read/write accessible using Register addressing mode.

You can assign a pull-up resistor to the port 1 and port 4 pins, using basic port configuration setting in the P1CONH, P1CONL, P4CONH, and P4CONL.

You can assign a pull-up resistor to the port 3 pins, P3.0, P3.1, P3.4, and P3.5 in the input mode using basic port configuration setting in the P3CON and P345CON registers.



P3.2–P3.3 are configured only input pins with pull-up resistor.



10 Basic Timer and Timer 0

10.1 Overview

ZILOC

The S3F80QB has two default timers: the 8-bit basic timer and the 8-bit general-purpose timer/counter. The 8-bit timer/counter is called timer 0.

10.1.1 Basic Timer (BT)

You can use the basic timer (BT) in two different ways:

- As a watch-dog timer to provide an automatic reset mechanism in the event of a system malfunction
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (f_{OSC} divided by 16384, 4096, 1024 or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (FDH, Set 1, Bank 0, Read-only)
- Basic timer control register, BTCON (D3H, Set 1, Bank 0, RW)

10.1.1.1 Timer 0

Timer 0 has three operating modes, one of which you select using the appropriate T0CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P3.0 pin
- PWM mode

Timer 0 has the following functional components:

- Clock frequency divider (f_{OSC} divided by 4096, 256 or 8) with multiplexer
- External clock input pin (T0CK)
- 8-bit timer 0 counter (T0CNT), 8-bit comparator, and 8-bit reference data register (T0DATA)
- I/O pins for capture input (T0CAP) or match output
- Timer 0 overflow interrupt (IRQ0, vector FAH) and match/capture interrupt (IRQ0, vector FCH) generation
- Timer 0 control register, T0CON (D2H, Set 1, Bank 0, RW)

NOTE: The CPU clock should be faster than basic timer clock and timer 0 clocks.



10.1.2 Basic Timer Control Register (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watch-dog timer function. It is located in Set 1 and Bank 0, address D3H, and is read/write addressable using register addressing mode.

A reset clears BTCON to "00H". This enables the watch-dog function and selects a basic timer clock frequency of $f_{OSC}/4096$. To disable the watch-dog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4. For improved reliability, using the watch-dog timer function is recommended in remote controllers and hand-held product applications.



Figure 10-1 Basic Timer Control Register (BTCON)

10.1.2.1 Basic Timer Function Description

10.1.2.1.1 Watch-Dog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watch-dog function.) A reset clears BTCON to '00H', automatically enabling the watch-dog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset is generated whenever the basic timer overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

10.1.2.1.2 Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when Stop mode has been released by an external interrupt.

In Stop mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of $f_{OSC}/4096$ (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop mode is released:

- 1. During Stop mode, a power-on reset or an external interrupt occurs to trigger the Stop mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of f_{OSC}/4096. If an external interrupt is used to release Stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.

10.1.3 Timer 0 Control Register (T0CON)

You use the timer 0 control register, T0CON, to

- Select the timer 0 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNT
- Enable the timer 0 overflow interrupt or timer 0 match/capture interrupt
- Clear timer 0 match/capture interrupt pending conditions

T0CON is located in Set 1, Bank 0, at address D2H, and is read/write addressable using register addressing mode.

A reset clears T0CON to '00H'. This sets timer 0 to normal interval timer mode, selects an input clock frequency of $f_{OSC}/4096$, and disables all timer 0 interrupts. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T0CON.3.

The timer 0 overflow interrupt (T0OVF) is interrupt level IRQ0 and has the vector address FAH. When a timer0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

To enable the timer 0 mach/capture interrupt (IRQ0, vector FCH), you must write T0CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls T0CON.0. When a "1" is detected, a timer 0 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer0 interrupt pending bit, T0CON.0.









Figure 10-3 Timer 0 Data Register (T0DATA)

10.1.3.1 Timer 0 Function Description

10.1.3.1.1 Timer 0 Interrupts (IRQ0, Vectors FAH and FCH)

The timer 0 module can generate two interrupts: the timer 0 overflow interrupts (T0OVF), and the timer 0 match/ capture interrupt (T0INT). T0OVF is interrupt with level IRQ0 and vector FAH. T0INT also belongs to interrupt level IRQ0, but is assigned the separate vector address, FCH.

A timer 0 overflow interrupt (T0OVF) pending condition is automatically cleared by hardware when it has been serviced. The T0INT pending condition must, however, be cleared by the application's interrupt service routine by writing a "1" to the T0CON.0 interrupt pending bit.

10.1.3.1.2 Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the T0 reference data register, T0DATA. The match signal generates a timer 0 match interrupt (T0INT, vector FCH) and clears the counter.

If, for example, you write the value "10H" to T0DATA, "0BH" to T0CON, the counter will increment until it reaches "10H". At this point, the T0 interrupt request is generated. And after the counter value is reset, counting resumes. With each match, the level of the signal at the timer 0 output pin is inverted; (see *Figure 10-4*).



Figure 10-4 Simplified Timer 0 Function Diagram: Interval Timer Mode



10.1.3.1.3 Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFH", and then continues incrementing from "00H".

Although you can use the match signal to generate a timer 0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T0PWM pin is held to low level as long as the reference data value is less than or equal to (\leq) the counter value and then the pulse is held to high level for as long as the data value is greater than (>) the counter value. One pulse width is equal to t_{CLK} × 256; (see <u>Figure 10-5</u>).



Figure 10-5 Simplified Timer 0 Function Diagram: PWM Mode



10.1.3.1.4 Capture Mode

In capture mode, a signal edge that is detected at the T0CAP pin opens a gate and loads the current counter value into the T0 data register. You can select rising or falling edges to trigger this operation.

Timer 0 also gives you capture input source: the signal edge at the T0CAP pin. You select the capture input by setting the value of the timer 0 capture input selection bit in the port 3 control register, P3CON.2, (set 1, bank 0, EFH). When P3CON.2 is "1", the T0CAP input is selected. When P3CON.2 is set to "0", normal I/O port (P3.0) is selected.

Both kinds of timer 0 interrupts can be used in capture mode: the timer 0 overflow interrupt is generated whenever a counter overflow occurs; the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the T0 data register.

By reading the captured data value in T0DATA, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T0CAP pin; (see *Figure 10-6*).



Figure 10-6 Simplified Timer 0 Function Diagram: Capture Mode





Figure 10-7 Basic Timer and Timer 0 Block Diagram



Example 10-1 Configuring the Basic Timer

This example shows how to configure the basic timer to sample specifications:			
	ORG	0100H	
RESET	DI LD LD CLR CLR •	BTCON, #0AAH CLKCON, #18H SYM SPL	<pre>; Disable all interrupts ; Disable the watchdog timer ; Non-divided clock ; Disable global and fast interrupts ; Stack pointer low byte → "0" ; Stack area starts at 0FFH</pre>
	• SRP EI • •	#ОСОН	; Set register pointer → OCOH ; Enable interrupts
MAIN	LD NOP NOP JP	BTCON, #52H T, MAIN	; Enable the watchdog timer ; Basic timer clock: fOSC/4096 ; Clear basic timer counter
	•	1, PAIN	



Г

Example 10-2 Programming Timer 0

This sample program sets timer 0 to interval timer mode, sets the frequency of the oscillator clock, and determines the execution sequence which follows a timer 0 interrupt.

The program parameters are as follows:

- Timer 0 is used in interval mode; the timer interval is set to 4 milliseconds
- Oscillation frequency is 6 MHz
- General register 60H (page 0) \rightarrow 60H + 61H + 62H + 63H + 64H (page 0) is executed after a timer 0 interrupt

			; Timer 0 overflow interrupt
	VECTOR	OOFCH, TOINT	; Timer 0 match/capture interrupt
	ORG	0100H	
RESET: DI			; Disable all interrupts
	LD	BTCON, #0AAH	; Disable the watchdog timer
	LD	CLKCON, #18H	; Select non-divided clock
	CLR	SYM	; Disable global and fast interrupts
	CLR	SPL	; Stack pointer low byte $ ightarrow$ "0"
			; Stack area starts at OFFH
	•		
	•		
	•		
	LD	TOCON, #4BH	; Write "00100101B"
			; Input clock is f _{OSC} /256
			; Interval timer mode
			; Enable the timer 0 interrupt
			; Disable the timer 0 overflow interrupt
	LD	TODATA, #5DH	; Set timer interval to 4 milliseconds
			; (6 MHz/256)/(93 + 1) = 0.25 kHz (4 ms)
	SRP	#OCOH	; Set register pointer $ ightarrow$ OCOH
	ΕI		; Enable interrupts
	•		
	•		
	•		
TOINT:	PUSH	RP0	; Save RPO to stack
	SRP0	#60Н	; RPO ← 60H
	INC	RO	; R0 ← R0 + 1
	ADD	R2, R0	; R2 ← R2 + R0
	ADC	R3, R2	; R3 \leftarrow R3 + R2 + Carry
	ADC	R4, R0	; R4 \leftarrow R4 + R0 + Carry
	CP	RO, #32H	; $50 \times 4 = 200 \text{ ms}$
	JR	ULT, NO_200MS_SET	
	BITS	R1.2	; Bit setting (61.2H)
NO_200MS_SET:			
	LD	T0CON, #42H	; Clear pending bit
	POP	RP0	; Restore register pointer 0 value
T00VER IRET			; Return from interrupt service routine





11 Timer 1

11.1 Overview

The S3F80QB microcontroller has a 16-bit timer/counter called Timer 1 (T1). For universal remote controller applications, Timer 1 can be used to generate the envelope pattern for the remote controller signal.

Timer 1 has the following components:

- One control register, T1CON (FAH, set 1, Bank 0, RW)
- Two 8-bit counter registers, T1CNTH and T1CNTL (F6H and F7H, set 1, Bank 0, read-only)
- Two 8-bit reference data registers, T1DATAH and T1DATAL (F8H and F9H, set 1, Bank 0, RW)
- One 16-bit comparator

You can select one of the following clock sources as the Timer 1 clock:

- Oscillator frequency (f_{OSC}) divided by 4, 8, or 16
- Internal clock input from the counter A module (counter A flip/flop output)

You can use Timer 1 in three ways:

- As a normal free run counter, generating a Timer 1 overflow interrupt (IRQ1, vector F4H) at programmed time intervals.
- To generate a Timer 1 match interrupt (IRQ1, vector F6H) when the 16-bit Timer 1 count value matches the 16-bit value written to the reference data registers.
- To generate a Timer 1 capture interrupt (IRQ1, vector F6H) when a triggering condition exists at the P3.3 pin for 44 package (You can select a rising edge, a falling edge, or both edges as the trigger).

In the S3F80QB interrupt structure, the Timer 1 overflow interrupt has higher priority than the Timer 1 match or capture interrupt.

NOTE: The CPU clock should be faster than timer 1 clock.



11.1.1 Timer 1 Overflow Interrupt

Timer 1 can be programmed to generate an overflow interrupt (IRQ1, F4H) whenever an overflow occurs in the 16-bit up counter. When you set the Timer 1 overflow interrupt enable bit, T1CON.2, to "1", the overflow interrupt is generated each time the 16-bit up counter reaches "FFFFH". After the interrupt request is generated, the counter value is automatically cleared to '00H' and up counting resumes. By writing a "1" to T1CON.3, you can clear/reset the 16-bit counter value at any time during program operation.

11.1.2 Timer 1 Capture Interrupt

Timer 1 can be used to generate a capture interrupt (IRQ1, vector F6H) whenever a triggering condition is detected at the P3.3 pin for 44 pin package. The T1CON.5 and T1CON.4 bit-pair setting is used to select the trigger condition for capture mode operation: rising edges, falling edges, or both signal edges.

In capture mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a Timer 1 capture interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.



Figure 11-1 Simplified Timer 1 Function Diagram: Capture Mode



11.1.3 Timer 1 Match Interrupt

Timer 1 can also be used to generate a match interrupt (IRQ1, vector F6H) whenever the 16-bit counter value matches the value that is written to the Timer 1 reference data registers, T1DATAH and T1DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

In match mode, program software can poll the Timer 1 match/capture interrupt pending bit, T1CON.0, to detect when a Timer 1 match interrupt pending condition exists (T1CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F6H must clear the interrupt pending condition by writing a "0" to T1CON.0.



Figure 11-2 Simplified Timer 1 Function Diagram: Interval Timer Mode





Figure 11-3 Timer 1 Block Diagram

11.1.4 Timer 1 Control Register (T1CON)

The Timer 1 control register, T1CON, is located in set 1, FAH, Bank 0 and is read/write addressable.

T1CON contains control settings for the following T1 functions:

- Timer 1 input clock selection
- Timer 1 operating mode selection
- Timer 1 16-bit down counter clear
- Timer 1 overflow interrupt enable/disable
- Timer 1 match or capture interrupt enable/disable
- Timer 1 interrupt pending control (read for status, write to clear)

A reset operation clears T1CON to "00H", selecting f_{OSC} divided by 4 as the T1 clock, configuring Timer 1 as a normal interval Timer, and disabling the Timer 1 interrupts.



Figure 11-4 Timer 1 Control Register (T1CON)





Figure 11-5 Timer 1 Registers (T1CNTH, T1CNTL, T1DATAH, T1DATAL)





12 Counter A

12.1 Overview

The S3F80QB microcontroller has one 8-bit counter called counter A.

Counter A, which can be used to generate the carrier frequency, has the following components; (see *Figure 12-1*):

- Counter A control register, CACON
- 8-bit down counter with auto-reload function
- Two 8-bit reference data registers, CADATAH and CADATAL

Counter A has two functions:

- As a normal interval timer, generating a counter A interrupt (IRQ2, vector ECH) at programmed time intervals.
- To supply a clock source to the 16-bit timer/counter module, Timer 1, for generating the Timer 1 overflow interrupts.

NOTE: The CPU clock should be faster than count A clock.





Figure 12-1 Counter A Block Diagram



12.1.1 Counter A Control Register (CACON)

The counter A control register, CACON, is located in F3H, set 1, bank 0, and is read/write addressable.

CACON contains control settings for the following functions; (see *Figure 12-2*):

- Counter A clock source selection
- Counter A interrupt enable/disable
- Counter A interrupt pending control (read for status, write to clear)
- Counter A interrupt time selection



Figure 12-2 Counter A Control Register (CACON)



Figure 12-3 Counter A Registers

12.1.2 Counter a Pulse Width Calculations



To generate the above repeated waveform consisted of low period time, t_{LOW}, and high period time, t_{HIGH}.

When CAOF = 0, $t_{LOW} = (CADATAL + 2) \times 1/Fx. 0H < CADATAL < 100H$, where Fx = the selected clock. $t_{HIGH} = (CADATAH + 2) \times 1/Fx. 0H < CADATAH < 100H$, where Fx = the selected clock. When CAOF = 1, $t_{LOW} = (CADATAH + 2) \times 1/Fx. 0H < CADATAH < 100H$, where Fx = the selected clock. $t_{HIGH} = (CADATAL + 2) \times 1/Fx. 0H < CADATAL < 100H$, where Fx = the selected clock. To make $t_{LOW} = 24 \ \mu s$ and $t_{HIGH} = 15 \ \mu s. f_{OSC} = 4 \ MHz$, FX = 4 MHz/4 = 1 MHz [Method 1] When CAOF = 0, $t_{LOW} = 24 \ \mu s = (CADATAL + 2)/FX = (CADATAL + 2) \times 1 \ \mu s$, CADATAL = 22. $t_{HIGH} = 15 \ \mu s = (CADATAH + 2)/FX = (CADATAH + 2) \times 1 \ \mu s$, CADATAH = 13. [Method 2] When CAOF = 1, $t_{HIGH} = 15 \ \mu s = (CADATAL + 2)/FX = (CADATAL + 2) \times 1 \ \mu s$, CADATAH = 13. $t_{LOW} = 24 \ \mu s = (CADATAL + 2)/FX = (CADATAL + 2) \times 1 \ \mu s$, CADATAL = 22.





Figure 12-4 Counter A Output Flip-Flop Waveforms in Repeat Mode

Example 12-1 To Generate 38 kHz, 1/3 Duty Signal through P3.1

This example sets Counter A to the repeat mode, sets the oscillation frequency as the Counter A clock source, and CADATAH and CADATAL to make a 38 kHz, 1/3 Duty carrier frequency.

The program parameters are:



37.9 kHz 1/3 duty

- Counter A is used in repeat mode
- Oscillation frequency is 4 MHz (0.25 μs)
- CADATAH = 8.795 μ s/0.25 μ s = 35.18, CADATAL = 17.59 μ s/0.25 μ s = 70.36
- Set P3.1 CMOS push-pull output and CAOF mode
- 44 pin package

START:	ORG DI	0100H	; Reset address
	•		
	•		
	LD	CADATAL, #(70-2)	; Set 17.5 ms
	LD	CADATAH, #(35-2)	; Set 8.75 ms
	LD	P3CON, #11110010B	; Set P3 to CMOS push-pull output. ; Set P3.1 to REM output
	LD	CACON, #00000110B	; Clock Source \rightarrow Fosc
			; Disable Counter A interrupt. ; Select repeat mode for Counter A. ; Start Counter A operation. ; Set Counter A Output Flip-flop (CAOF) high.
	LD • •	P3, #80H	<pre>; Set P3.7 (Carrier On/Off) to high. ; This command generates 38 kHz, 1/3duty pulse signal through P3.1</pre>

Example 12-2 To Generate A One-Pulse Signal through P3.1

This example sets Counter A to the one shot mode, sets the oscillation frequency as the Counter A clock source,



and CADATAH and CADATAL to make a 40 μs width pulse.

The program parameters are:

40 us

- Counter A is used in one-shot mode
- Oscillation frequency is 4 MHz (1 clock = 0.25 μs)
- CADATAH = 40 μ s/0.25 μ s = 160, CADATAL = 1
- Set P3.1 CMOS push-pull output and CAOF mode
- 44 pin package

```
ORG
                     0100H
                                                    ; Reset address
START:
              DI
              •
              LD
                     CADATAH, #(160-2)
                                                    ; Set 40 ms
                     CADATAL, #1
                                                    ; Set any value except 00H
              Τ.D
              LD
                     P3CON, #11110010B
                                                    ; Set P3 to CMOS push-pull output.
                                                    ; Set P3.1 to REM output
              LD
                     CACON, #0000001B
                                                    ; Clock Source \rightarrow Fosc
                                                    ; Disable Counter A interrupt.
                                                    ; Select one shot mode for Counter A.
                                                    ; Stop Counter A operation.
                                                    ; Set Counter A Output Flip-Flop (CAOF) high
                     P3, #80H
                                                    ; Set P3.7 (Carrier On/Off) to high.
              LD
              .
Pulse_out:
             LD
                     CACON, #00000101B
                                                    ; Start Counter A operation
                                              to make the pulse at this point.
                                             ; After the instruction is executed, 0.75 ms is
                                              required before the falling edge of the pulse
                                              starts.
```





13 Timer 2

13.1 Overview

The S3F80QB microcontroller has a 16-bit timer/counter called Timer 2 (T2). For universal remote controller applications, timer 2 can be used to generate the envelope pattern for the remote controller signal.

Timer 2 has the following components:

- One control register, T2CON (E8H, set 1, Bank 1, RW)
- Two 8-bit counter registers, T2CNTH and T2CNTL (E4H and E5H, Set 1, Bank 1, Read only)
- Two 8-bit reference data registers, T2DATAH and T2DATAL (E6H and E7H, set 1, Bank 1, RW)
- One 16-bit comparator

You can select one of the following clock sources as the timer 2 clock:

- Oscillator frequency (f_{OSC}) divided by 4, 8, or 16
- Internal clock input from the counter A module (counter A flip/flop output)

You can use Timer 2 in three ways:

- As a normal free run counter, generating a timer 2 overflow interrupt (IRQ3, vector F0H) at programmed time intervals.
- To generate a timer 2 match interrupt (IRQ3, vector F2H) when the 16-bit timer 2 count value matches the 16bit value written to the reference data registers.
- To generate a timer 2 capture interrupt (IRQ3, vector F2H) when a triggering condition exists at the P3.3 pin for 44 package (You can select a rising edge, a falling edge, or both edges as the trigger).

In the S3F80QB interrupt structure, the timer 2 overflow interrupt has higher priority than the timer 2 match or capture interrupt.

NOTE: The CPU clock should be faster than timer 2 clock.



13.1.1 Timer 2 Overflow Interrupt

Timer 2 can be programmed to generate an overflow interrupt (IRQ3, F0H) whenever an overflow occurs in the 16-bit up counter. When you set the timer 2 overflow interrupt enable bit, T2CON.2, to "1", the overflow interrupt is generated each time the 16-bit up counter reaches "FFFFH". After the interrupt request is generated, the counter value is automatically cleared to "00H" and up counting resumes. By writing a "1" to T2CON.3, you can clear/reset the 16-bit counter value at any time during program operation.

13.1.2 Timer 2 Capture Interrupt

Timer 2 can be used to generate a capture interrupt (IRQ3, vector F2H) whenever a triggering condition is detected at the P3.3 pin for 44 pin package. The T2CON.5 and T2CON.4 bit-pair setting is used to select the trigger condition for capture mode operation: rising edges, falling edges, or both signal edges.

In capture mode, program software can poll the timer 2 match/capture interrupt pending bit, T2CON.0, to detect when a timer 2 capture interrupt pending condition exists (T2CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F2H must clear the interrupt pending condition by writing a "0" to T2CON.0.





13.1.3 Timer 2 Match Interrupt

Timer 2 can also be used to generate a match interrupt (IRQ3, vector F2H) whenever the 16-bit counter value matches the value that is written to the timer 2 reference data registers, T2DATAH and T2DATAL. When a match condition is detected by the 16-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

In match mode, program software can poll the timer 2 match/capture interrupt pending bit, T2CON.0, to detect when a timer 2 match interrupt pending condition exists (T2CON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector F2H must clear the interrupt pending condition by writing a "0" to T2CON.0.



Figure 13-2 Simplified Timer 2 Function Diagram: Interval Timer Mode





Figure 13-3 Timer 2 Block Diagram

13.1.4 Timer 2 Control Register (T2CON)

The timer 2 control register, T2CON, is located in address E8H, bank 1, set 1 and is read/write addressable.

T2CON contains control settings for the following T2 functions:

- Timer 2 input clock selection
- Timer 2 operating mode selection
- Timer 2 16-bit down counter clear
- Timer 2 overflow interrupt enable/disable
- Timer 2 match or capture interrupt enable/disable
- Timer 2 interrupt pending control (read for status, write to clear)

A reset operation clears T2CON to "00H", selecting f_{osc} divided by 4 as the T2 clock, configuring timer 2 as a normal interval timer, and disabling the timer 2 interrupts.



Figure 13-4 Timer 2 Control Register (T2CON)





Figure 13-5 Timer 2 Registers (T2CNTH, T2CNTL, T2DATAH, T2DATAL)



14 Embedded Flash Memory Interface

14.1 Overview

The S3F80QB has an on-chip Flash memory internally instead of masked ROM. The Flash memory is accessed by instruction "LDC". This is a sector erasable and a byte programmable Flash. User can program the data in a Flash memory area any time you want. The S3F80QB's embedded Flash memory has two operating features as below:

- User Program Mode
- Tool Program Mode: Refer to Chapter 20. S3F80QB Flash MCU

14.1.1 Flash ROM Configuration

The S3F80QB Flash memory consists of 504 sectors. Each sector consists of 128 bytes. So, the total size of Flash memory is 504×128 bytes (63 KB). User can erase the Flash memory by a sector unit at a time and write the data into the Flash memory by a byte unit at a time.

- 62 Kbyte or 63 Kbyte Internal Flash memory (selectable by Smart Option)
- Sector size: 128 Bytes
- 10 years data retention
- Fast programming Time:
 - Sector Erase: 4 ms (min.)
 - Byte Program: 20 μs (min.)
- Byte programmable
- User programmable by "LDC" instruction
- Sector (128 Bytes) erase available
- External serial programming support
- Endurance: 10,000 Erase/Program cycles (min.)
- Expandable OBPTM (On Board Program)

14.1.2 User Program Mode

This mode supports sector erase, byte programming, byte read and one protection mode (Hard Lock Protection). The S3F80QB has the internal pumping circuit to generate high voltage. Therefore, 12.5 V into Vpp (Test) pin is not needed. To program a Flash memory in this mode several control registers will be used. There are four kind functions in user program mode–programming, reading, sector erase, and one protection mode (Hard lock protection).



14.2 ISP[™] (On-Board Programming) Sector

ISP[™] sectors located in program memory area can store On Board Program Software (Boot program code for upgrading application code by interfacing with I/O port pin). The ISP[™] sectors can't be erased or programmed by "LDC" instruction for the safety of On Board Program Software.

The ISP sectors are available only when the ISP enable/disable bit is set 0, that is, enable ISP at the Smart Option. If you don't like to use ISP sector, this area can be used as a normal program memory (can be erased or programmed by "LDC" instruction) by setting ISP disable bit ("1") at the Smart Option. Even if ISP sector is selected, ISP sector can be erased or programmed in the tool program mode by serial programming tools.

The size of ISP sector can be varied by settings of Smart Option (refer to *Figure 14-2* and *Table 14-2*). You can choose appropriate ISP sector size according to the size of On Board Program Software.



Figure 14-1 Program Memory Address Space



14.2.1 Smart Option

Smart Option is the program memory option for starting condition of the chip. The program memory addresses used by Smart Option are from 003CH to 003FH. The S3F80QB only use 003EH and 003FH. User can write any value in the not used addresses (003CH and 003DH). The default value of Smart Option bits in program memory is 0FFH (Normal reset vector address 100H, ISP protection disable). Before execution the program memory code, user can set the Smart Option bits according to the hardware option for user to want to select.



Figure 14-2 Smart Option


NOTE:

- 1. By setting ISP Reset Vector Change Selection Bit (3EH.7) to "0", user can have the available ISP area. If ISP Reset Vector Change Selection Bit (3EH.7) is "1", 3EH.6 and 3EH.5 are meaningless.
- If ISP Reset Vector Change Selection Bit (3EH.7) is "0", user must change ISP reset vector address from 0100H to some address which user want to set reset address (0200H, 0300H, 0500H or 0900H).
 If the reset vector address is 0200H, the ISP area can be assigned from 0100H to 01FFH (256 bytes).
 If 0300H, the ISP area can be assigned from 0100H to 02FFH (512 bytes). If 0500H, the ISP area can be assigned from 0100H to 04FFH (1024 bytes).
- 3. If ISP Protection Enable/Disable Bit is "0", user can't erase or program the ISP area selected by 3EH.1 and 3EH.0 in Flash memory.
- 4. User can select suitable ISP protection size by 3EH.1 and 3EH.0. If ISP Protection Enable/Disable Bit (3EH.2) is "1", 3EH.1 and 3EH.0 are meaningless.
- External interrupts can be used to release Stop Mode. When RESET Control Bit (3FH.0) is "0" and external interrupts is enabled, external interrupts wake MCU from Stop Mode and generate reset signal. Any edge input signals of P0 or P2 can wake MCU from Stop Mode and generate reset signal.

When RESET Control Bit (3FH.0) is "1", S3F80QB is only released Stop Mode and is not generated reset signal.

 User can set Flash memory size and executable RAM size by 3FH.7 and 3FH.6. If memory size option bits are "01", Flash memory size is 62 Kbytes and executable RAM size is 2 Kbytes. If memory size option bits are others except to "01", Flash

memory size is 63 Kbytes and executable RAM size is 1 Kbytes.

Smart Option (003EH) ISP Size Selection Bit			Area of ISP Sector	ISP Sector Size
Bit 2 Bit 1 Bit 0				
1	x	x	0	0
0	0	0	100H–1FFH (256 Bytes)	256 Bytes
0	0	1	100H –2FFH (512 Bytes)	512 Bytes
0	1	0	100H–4FFH (1024 Bytes)	1024 Bytes
0	1	1	100H-8FFH (2048 Bytes)	2048 Bytes

Table 14-1 ISP Sector Size

NOTE: The area of the ISP sector selected by Smart Option bit (3EH.2–3EH.0) can't be erased and programmed by "LDC" instruction in user program mode.



14.2.2 ISP Reset Vector and ISP Sector Size

If you use ISP sectors by setting the ISP enable/disable bit to "0" and the reset vector selection bit to "0" at the Smart Option, you can choose the reset vector address of CPU as shown in <u>Table 14-2</u> by setting the ISP reset vector address selection bits. (Refer to <u>Figure 14-2</u> Smart Option).

Smart Option (003EH) ISP Reset Vector Address Selection Bit			Reset Vector Address after POR	Usable Area for ISP Sector	ISP Sector Size
Bit 7	Bit 6	Bit 5			
1	х	х	0100H	0	0
0	0	0	0200H	100H–1FFH	256 Bytes
0	0	1	0300H	100H–2FFH	512 Bytes
0	1	0	0500H	100H–4FFH	1024 Bytes
0	1	1	0900H	100H–8FFH	2048 Bytes

Table 14-2 Reset Vector Address

NOTE: The selection of the ISP reset vector address by Smart Option (003EH.7–003EH.5) is not dependent of the selection of ISP sector size by Smart Option (003EH.2–003EH.0).



14.3 Flash Memory Control Registers (User Program Mode)

14.3.1 Flash Memory Control Register (FMCON)

FMCON register is available only in user program mode to select the Flash memory operation mode; sector erase, byte programming, and to make the Flash memory into a hard lock protection.



Figure 14-3 Flash Memory Control Register (FMCON)

The bit 0 of FMCON register (FMCON.0) is a bit for the operation start of Erase and Hard Lock Protection. Therefore, operation of Erase and Hard Lock Protection is activated when you set FMCON.0 to "1". If you write FMCON.0 to 1 for erasing, CPU is stopped automatically for erasing time (min.10ms). After erasing time, CPU is restarted automatically. When you read or program a byte data from or into Flash memory, this bit is not needed to manipulate.

14.3.2 Flash Memory User Programming Enable Register (FMUSR)

The FMUSR register is used for a safe operation of the Flash memory. This register will protect undesired erase or program operation from malfunctioning of CPU caused by an electrical noise. After reset, the user-programming mode is disabled, because the value of FMUSR is "0000000B" by reset operation. If necessary to operate the Flash memory, you can use the user programming mode by setting the value of FMUSR to "10100101B". The other value of "10100101B", user program mode is disabled.







14.3.3 Flash Memory Sector Address Registers

There are two sector address registers for the erase or programming Flash memory. The FMSECL (Flash Memory Sector Address Register Low Byte) indicates the low byte of sector address and FMSECH (Flash Memory Address Sector Register High Byte) indicates the high byte of sector address. The FMSECH is needed for S3F80QB because it has 512 sectors.

One sector consists of 128 bytes. Each sector's address starts XX00H or XX80H, that is, a base address of sector is XX00H or XX80H. So bit .6-0 of FMSECL don't mean whether the value is "1" or "0". We recommend that it is the simplest way to load the sector base address into FMSECH and FMSECL register. When programming the Flash memory, user should program after loading a sector base address, which is located in the destination address to write data into FMSECH and FMSECL register. If the next operation is also to write one byte data, user should check whether next destination address is located in the same sector or not. In case of other sectors, user should load sector address to FMSECH and FMSECL Register according to the sector. (Refer to <u>Example 14-2</u> <u>Programming</u>)



Figure 14-5 Flash Memory Sector Address Register (FMSECH)



Figure 14-6 Flash Memory Sector Address Register (FMSECL)



14.4 Sector Erase

User can erase a Flash memory partially by using sector erase function only in user program mode. The only unit of Flash memory to be erased in the user program mode is a sector.

The program memory of S3F80QB is divided into 496 sectors (62 Kbyte) or 504 sectors (63 Kbyte). Every sector has all 128 byte sizes. So the sector to be located destination address should be erased first to program a new data (one byte) into Flash memory. Minimum 4ms' delay time for the erase is required after setting sector address and triggering erase start bit (FMCON.0). Sector erase is not supported in tool program modes (MDS mode tool or programming tool).



Figure 14-7 Sector Configurations in User Program Mode



14.4.1 The Sector Erase Procedure in User Program Mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Sector Address Register (FMSECH and FMSECL).
- 3. Set Flash Memory Control Register (FMCON) to "10100001B".
- 4. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B"



Figure 14-8 Sector Erase Flowchart in User Program Mode

NOTE:

- 1. If user erases a sector selected by Flash Memory Sector Address Register FMSECH and FMSECL, FMUSR should be enabled just before starting sector erase operation. And to erase a sector, Flash Operation Start Bit of FMCON register is written from operation stop "0" to operation start "1". That bit will be cleared automatically just after the corresponding operation completed. In other words, when S3F80QB is in the condition that Flash memory user programming enable bits is enabled and executes start operation of sector erase, it will get the result of erasing selected sector as user's a purpose and Flash Operation Start Bit of FMCON register is also clear automatically.
- If user executes sector erase operation with FMUSR disabled, FMCON.0 bit, Flash Operation Start Bit, remains "high", which means start operation, and is not cleared even though next instruction is executed. So user should be careful to set FMUSR when executing sector erase, for no effect on other Flash sectors.



Example 14-	1 8	Sector	Erase
-------------	-----	--------	-------

Case1. Erase one sector • • ERASE_ONESECTOR: SB1 FMUSR, #0A5H ; User program mode enable LD FMSECH, #40H; Set sector address 4000H, sector 128FMSECL, #00H; Among sector 0 to 511FMCON, #10100001B; Select erase mode enable & Start sector erase LD FMSECH, #40H LD FMSECL, #00H LD ERASE STOP: LD FMUSR, #00H ; User program mode disable SB0 Case2.Erase Flash memory space from sector (n) to sector (n + m) • ;;Pre-define the number of sector to erase LD SecNumH, #00H ; Set sector number ; Selection the sector128 (base address 4000H) LD SecNumL, #128 LD R6, #01H ; Set the sector range (m) to erase R7, #7DH ; Into High-byte (R6) and Low-byte (R7) LD R2, SecNumH LD LD R3, SecNumL ERASE LOOP: CALL SECTOR ERASE XOR P4, #11111111B ; Display ERASE_LOOP cycle INCW RR2 LD SecNumH, R2 LD SecNumL, R3 DECW RR6 LD R8, R6 R8, R7 OR CP R8, #00H NZ, ERASE LOOP JP • SECTOR ERASE: LD R12, SecNumH R14, SecNumL LD ; Calculation the base address of a target sector MULT RR12, #80H MULT RR14, #80H ; The size of one sector is 128 bytes ADD R13, R14 ; BTJRF FLAGS.7, NOCARRY ; INC R12 NOCARRY: LD R10, R13 LD R11, R15



ERASE_START:			
	SB1		
	LD	FMUSR, #0A5H	; User program mode enable
	LD	FMSECH, R10	; Set sector address
	LD	FMSECL, R11	
	LD	FMCON, #10100001B	; Select erase mode enable & Start sector erase
ERASE_STOP:			
	LD	FMUSR, #00H	; User program mode disable
	SB0		
	RET		



14.5 Programming

A Flash memory is programmed in one-byte unit after sector erase. The write operation of programming starts by "LDC" instruction.

The program procedure in user program mode

- 1. Must erase target sectors before programming.
- 2. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 3. Set Flash Memory Control Register (FMCON) to "0101000XB".
- 4. Set Flash Memory Sector Address Register (FMSECH and FMSECL) to the sector base address of destination address to write data.
- 5. Load a transmission data into a working register.
- 6. Load a Flash memory upper address into upper register of pair working register.
- 7. Load a Flash memory lower address into lower register of pair working register.
- 8. Load transmission data to Flash memory location area on "LDC" instruction by indirectly addressing mode
- 9. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

NOTE: In programming mode, it doesn't care whether FMCON.0's value is "0" or "1".





Figure 14-9 Byte Program Flowchart in a User Program Mode





Figure 14-10 Program Flowchart in a User Program Mode



Example 14-2 Programming

```
Case1. 1 byte programming:
      •
WR BYTE:
                                  ; Write data "AAH" to destination address 4010H
     SB1
     LD
            FMUSR, #0A5H
                                 ; User program mode enable
           FMCON, #01010000B
     T,D
                                 ; Selection programming mode
     LD
            FMSECH, #40H
                                  ; Set the base address of sector (4000H)
     LD
           FMSECL, #00H
           R9, #0AAH
                                 ; Load data "AA" to write
     Τ.D
     LD
            R10, #40H
                                  ; Load Flash memory upper address into upper register of pair
                                   working register
     LD
           R11, #10H
                                ; Load Flash memory lower address into lower register of pair
                                  working register
             @RR10, R9
     LDC
                                  ; Write data "AAH" at Flash memory location (4010H)
      LD
             FMUSR, #00H
                                ; User program mode disable
      SB0
Case2. Programming in the same sector:
      •
     •
WR INSECTOR:
                                  ; RR10--> Address copy (R10-high address, R11-low address)
     LD
            RO, #40H
     SB1
      T.D
         FMUSR, #0A5H
                                ; User program mode enable
     LD
           FMCON, #01010000B
                                ; Selection programming mode and Start programming
           FMSECH, #40H
                                 ; Set the base address of sector located in target address to
     LD
                                    write data
           FMSECL, #00H
                                ; The sector 128's base address is 4000H.
     T.D
     LD
           R9, #33H
                                 ; Load data "33H" to write
     LD
            R10, #40H
                                  ; Load Flash memory upper address into upper register of pair
                                    working register
     LD
            R11, #40H
                                  ; Load Flash memory lower address into lower register of pair
                                    working register
WR BYTE:
                               ; Write data '33H' at Flash memory location
     LDC
             @RR10, R9
      INC
            R11
                                 ; Reset address in the same sector by INC instruction
      DJNZ
            RO, WR BYTE
                                 ; Check whether the end address for programming reach 407FH or
                                   not.
      LD
             FMUSR, #00H
                                 ; User Program mode disable
      SB0
Case3. Programming to the Flash memory space located in other sectors:
      •
WR INSECTOR2:
     LD
            RO, #40H
     LD
           R1, #40H
```



S3F80QB Product Specification

	SB1		
	LD	FMUSR, #0A5H	; User program mode enable
	LD	FMCON, #01010000B	; Selection programming mode and Start programming
	LD	FMSECH, #01H	; Set the base address of sector located in target address to write data
	LD	FMSECL, #00H	; The sector 2's base address is 100H
	LD	R9, #OCCH	; Load data "CCH" to write
	LD	R10, #01H	; Load Flash memory upper address into upper register of pair working register
	LD	R11, #40H	; Load Flash memory lower address into lower register of pair working register
	CALL	WR_BYTE	
	LD	R0, #40H	
WR IN	SECTOR50):	
	LD	FMSECH, #19H	; Set the base address of sector located in target address to write data
LD	FMSECL,	,#00H	; The sector 50's base address is 1900H
	LD	R9, #55H	; Load data "55H" to write
	LD	R10, #19H	; Load Flash memory upper address into upper register of pair working register
	LD	R11, #40H	; Load Flash memory lower address into lower register of pair working register
	CALL	WR_BYTE	
WR_IN	SECTOR12	28:	
	LD	FMSECH, #40H	; Set the base address of sector located in target address to write data
	LD	FMSECL, #00H	; The sector 128's base address is 4000H
	LD	R9, #0A3H	; Load data "A3H" to write
	LD	R10, #40H	; Load Flash memory upper address into upper register of pair working register
	LD	R11, #40H	; Load Flash memory lower address into lower register of pair working register
WR_BY	TE1:		
	LDC	@RR10, R9	; Write data "A3H" at Flash memory location
	INC	R11	
	DJNZ	R1, WR_BYTE1	
	LD SB0	FMUSR, #00H	; User Program mode disable
	•		
	•		
WR_BY	TE:		
	LDC	@RR10, R9	; Write data written by R9 at Flash memory location
	INC	R11	
	DJNZ	R0, WR_BYTE	
	RET		

14.6 Reading

The read operation starts by "LDC" instruction.

The program procedure in user program mode

- 1. Load a Flash memory upper address into upper register of pair working register.
- 2. Load a Flash memory lower address into lower register of pair working register.
- 3. Load receive data from Flash memory location area on "LDC" instruction by indirectly addressing mode

	•	
	•	
	LD	R2, #03H ; Load Flash memory's upper address to upper register of pair working register
	LD	R3, #00H ; Load Flash memory's lower address to lower register of pair working register
LOOP:	LDC	R0,@RR2; Read data from Flash memory location
		; (Between 300H and 3FFH)
	INC	R3
	CP	R3, #OFFH
	JP	NZ, LOOP
	•	
	•	
	•	
	•	

Example 14-3 Reading



14.7 Hard Lock Protection

User can set Hard Lock Protection by writing "0110B" in FMCON7–4. This function prevents the changes of data in a Flash memory area. If this function is enabled, the user cannot write or erase the data in a Flash memory area. This protection can be released by the chip erase execution in the tool program mode. In terms of user program mode, the procedure of setting Hard Lock Protection is following that. In tool mode, the manufacturer of serial tool writer could support Hardware Protection. Please refer to the manual of serial program writer tool provided by the manufacturer.

The program procedure in user program mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Control Register (FMCON) to "01100001B".
- 3. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

• SB1 LD FMUSR, #0A5H ; User program mode enable LD FMCON, #01100001B ; Select Hard Lock Mode and Start protection LD FMUSR, #00H ; User program mode disable SB0 •

Example 14-4 Hard Lock Protection



15 Low Voltage Detector

15.1 Overview

ZILOG Embedded in Life An DIXYS Company

The S3F80QB micro-controller has a built-in Low Voltage Detector (LVD) circuit, which allows LVD and LVD_FLAG detection of power voltage.

- Operating Frequency 8 MHz:
- Low voltage detect level for Backup Mode and Reset (LVD): 1.65 V (Typ.) \pm 50 mV
- Low voltage detect level for Flash Flag Bit (LVD_FLAG): 1.90, 2.00, 2.10, 2.20 V (Typ.) ± 100 mV

After power-on, LVD block is always enabled. LVD block is only disable when executed STOP instruction. The LVD block of S3F80QB consists of two comparators and a resistor string. One of comparators is for LVD detection, and the other is for LVD_FLAG detection.



15.1.1 LVD

LVD circuit supplies two operating modes by one comparator: Backup Mode input and system reset input. The S3F80QB can enter the Backup Mode and generate the reset signal by the LVD level ⁽¹⁾ detection using LVD circuit. When LVD circuit detects the LVD level in falling power, S3F80QB enters the Backup Mode.

Backup Mode input automatically makes a chip stop. When LVD circuit detects the LVD level in rising power, the system reset occurs. When the reset pin is at a high state and the LVD circuit detects rising edge of V_{DD} on the point V_{LVD} , the reset pulse generator makes a reset pulse, and system reset occurs. This reset by LVD circuit is one of the S3F80QB reset sources.

15.1.2 LVD Flag

The other comparator's output makes LVD indicator flag bit "1" or "0". That is used to indicate low voltage level. When the power voltage is below the LVD_FLAG level, the bit 0 of LVDCON register is set "1". When the power voltage is above the LVD_FLAG level, the bit 0 of LVDCON register is set "0" automatically. LVDCON.0 can be used flag bit to indicate low battery in IR application or others.

NOTE:

- 1. A term of LVD is a symbol of parameter that means "Low Level Detect Voltage for Backup Mode".
- 2. A term of LVD_FLAG is a symbol of parameter that means "Low Level Detect Voltage for Flag Indicator".
- 3. The voltage gaps (LVD_GAPn (n = 1 to 4)) between LVD and LVD FLAGn (n = 1 to 4) have ± 80 mV distribution. LVD and LVD FLAGn (n = 1 to 4) are not overlapped.

Symbol	Min.	Тур.	Max.	Unit
LVD_GAP1	170	250	330	mV
LVD_GAP2	270	350	430	mV
LVD_GAP3	370	450	530	mV
LVD_GAP4	470	550	630	mV

Symbol	Min.	Тур.	Max.	Unit
GAP Between LVD_Flag1 and LVD_Flag2	50	100	150	mV
GAP Between LVD_Flag2 and LVD_Flag3	50	100	150	mV
GAP Between LVD_Flag3 and LVD_Flag4	50	100	150	mV



Table 15-1	LVD Enable Time
------------	-----------------

 $(T_A = 0 \circ C \text{ to } +70 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
LVD enable time	tLVD $V_{DD} = 1.4$ V		-	-	50	μS
		VDD = 3.0 V	-	-	45	μS
		(simulation result)				

In Stop Mode, LVD turns off. When external interrupt occurs, LVD needs tLVD during max.50 μ s to wake up. If V_{DD} is below VLVD after external interrupt, chip goes into back-up. Because tLVD time is not enough to start oscillation, chip is not operated to abnormal state.



Figure 15-1 Low Voltage Detect (LVD) Block Diagram

15.1.3 Low Voltage Detector Control Register (LVDCON)

LVDCON.0 is used flag bit to indicate low battery in IR application or others. When LVD circuit detects LVD_FLAG, LVDCON.0 flag bit is set automatically.

The reset value of LVDCON is #00H.



Figure 15-2 Low Voltage Detect Control Register (LVDCON)

15.1.4 Low Voltage Detector Flag Selection Register (LVDSEL)

LVDSEL is used to select LVD flag level. The reset value of LVDSEL is #00H.







16 SPI-Serial Peripheral Interface

16.1 Overview

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the MCU and peripheral devices or between several Zilog devices:

- Full-duplex, 4-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Mode Fault Flag bit
- Wake-up from Idle Mode
- Double Speed Master SPI Mode



The S3F80QB SPI circuit supports byte serial transfers in either Master or Slave modes. The block diagram of the SPI circuit is shown in <u>Figure 16-1</u>. The block contains buffer for receive data for maximum flexibility and throughput. The S3F80QB can be configured as either an SPI Master or Slave. The external interface consists of Master-Out/Slave-In (MOSI), Master-In/Slave-Out (MISO), Serial Clock (SCK), and Slave Select (NSS). Read from SPI Data register; (see **Error! Reference source not found.**) read the receive buffer (double buffering) contents.





Figure 16-1 SPI Block Diagram



S3F80QB Product Specification



Figure 16-2 SPI Data Timing

16.1.1 Operation as an SPI Master

Only an SPI Master can initiate a byte/data transfer, this is done by the Master writing to the SPI Data register.

The Master shifts out 8bits of data along with the serial clock SCK for the Slave. The Master's outgoing byte is replaced with an incoming one from a Slave device. When the last bit is received, the shift register contents are transferred to the Receive Buffer and an interrupt is generated.

When operating as a Master, an active LOW Slave Select (NSS) must be generated to enable a Slave for a byte transfer. This Slave Select is generated under firmware control, and is not part of the SPI internal hardware, any available GPIO can be used for the Master's Slave Select Output. When the Master writes to the SPI Data Register, if the shift register is not busy shifting a previous byte, the data will be loaded into the shift register and shifting will begin. If the shift register is busy, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

The byte shifting and SCK generation are handled by the hardware (based on firmware selection of the clock source). Data is shifted out on the MOSI pin and the serial clock is output on the SCK pin. Data is received from the slave on the MISO pin.

16.1.2 Master SCK Selection

The Master SCK is programmable to one of eight clock settings, as shown in <u>Table 16-2</u>. The frequency is selected with the Clock Select Bits of SPI control register and Double SPI Speed Bit of SPI status register. The hardware provides 8 output clocks on the SCK pin for each byte transfer. Clock phase and polarity are selected by the CPHA and CPOL control bits (see <u>Figure 16-3</u>)

16.1.3 Operation as an SPI Slave

In Slave mode, the chip receives SCK from an external master on pin P2.6. Data from the master is shifted in on the MOSI pin, while data is being shifted out of the slave on the MISO pin. In addition, the active LOW Slave Select must be asserted to enable the slave for transmit. The Slave Select pin is P2.7. These pins are automatically configured by enabling SPI Enable bit.

In Slave mode, writes to the SPI Data Register, if the Slave Select is asserted (NSS LOW) and the shift register is not busy shifting a previous byte, the data will be loaded into the shift register. If the register is busy, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter. If the Slave Select is not active when the data is loaded, data is not transferred to the shift register until Slave Select is asserted.

If the Slave Select is de-asserted before a byte transfer is complete, the transfer is aborted and no interrupt is generated. Whenever Slave Select is asserted, the data is automatically reloaded into the shift register.

Clock phase and polarity must be selected to match the SPI master, using the control bits of SPICON; (see <u>Figure</u> <u>16-3</u>).

The SPI slave logic continues to operate in suspend, so if the SPI interrupt is enabled, the device can go into suspend during a SPI slave transaction, and it will wake up at the interrupt that signals the end of the byte transfer.



16.1.4 SPI Status and Control

The SPI control register is shown in *Figure 16-3*. The timing diagram in *Figure 16-2* shows the clock and data states for the various SPI modes.

16.1.5 SPI Interrupt

For SPI, an interrupt request is generated after a byte is received or transmitted. After the interrupt, the received data byte can be read from the SPI Data Register, and the SPI interrupt flag bit will be high.

		-
SPI Function	GPIO Pin	Comment
Slave Select (NSS)	P2.7	For Master Mode, Firmware sets NSS, can be used as GPIO pin. For Slave Mode, NSS is an active LOW input.
Master Out, Slave In (MOSI)	P2.5	Data output for master, data input for slave.
Master In, Slave Out (MISO)	P2.4	Data input for master, data output for slave.
SCK	P2.6	SPI Clock: Output for master, input for slave.

SPICON.1-0	SPISTAT.0	SCK Rate
00	1	F _{osc} /2
00	0	F _{osc} /4
01	1	F _{osc} /8
01	0	F _{osc} /16
10	1	F _{osc} /32
10	0	F _{osc} /64
11	1	F _{osc} /128
11	0	F _{osc} /256



16.1.6 SPI System Errors

Three system errors can be detected by the SPI system. The first type of error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault. The second type of error, write collision, indicates that an attempt was made to write data to the SPIDATA while a transfer was in progress. The third type of error, receive overrun, occurs when an SPI transfer completes before the previous data has been read from the receive hold buffer.

When the SPI system is configured as a master and the NSS input line goes to active low, a mode fault error has occurred–usually because two devices have attempted to act as master at the same time. In cases where more than one device is concurrently configured as a master, there is a chance of contention between two pin drivers.

For push-pull CMOS drivers, this contention can cause permanent damage. The mode fault mechanism attempts to protect the device by disabling the drivers. The master/slave selection bit in the SPICON and all four P1CON control bits associated with the SPI are cleared. If NSS is an input and is driven low when the SPI is in Master mode, this will also set the SPI Interrupt Flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPIDATA).

Other precautions may need to be taken to prevent driver damage. If two devices are made masters at the same time, mode fault does not help protect either one unless one of them selects the other as slave. The amount of damage possible depends on the length of time both devices attempt to act as master.

A receive overrun occurs if previous data in the read buffer has not been read out when a transfer cycle is completed and the new data is loaded into the read buffer.

A write collision error occurs if the SPIDATA is written while a transfer is in progress. Because the SPIDATA is not double buffered in the transmit direction, writes to SPIDATA cause data to be written directly into the SPI shift register. Because this write corrupts any transfer in progress, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices.



16.1.7 SPI Control Register (SPICON)

The control register for the SPI is called SPICON at address E9H, Bank 1. It has the following control functions:

- Operating mode and SCK rate selection
- Clock Phase and Clock Polarity selection
- Data order selection
- SPI Enable/Disable
- SPI Interrupt Enable/Disable

A reset clears the SPICON value to "00H". So, if you want to use SPI module, you must write appropriate value to SPICON.



Figure 16-3 SPI Control Register (SPICON)



16.1.8 SPI Status Register (SPISTAT)

Two system errors can be detected by the SPI system. The first type of error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault. The second type of error, write collision, indicates that an attempt was made to write data to the SPDR while a transfer was in progress. The third type of error, receive overrun, occurs when an SPI transfer completes before the previous data has been read from the receive hold buffer.

The control register for the SPI is called SPISTAT at address EAH, Bank 1. It has the following control functions:

- Double SPI speed
- SPI interrupt flag
- Write collision flag
- Mode fault flag
- Receive overrun flag

Clearing the Write Collision bit is accomplished by reading the SPISTAT (with Write Collision bit set) followed by an access of SPIDATA.

To clear the Mode Fault bit, read the SPISTAT (with Mode Fault bit set), then write to the SPICON.

SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPIDATA).





Figure 16-4 SPI Status Register (SPISTAT)

16.1.9 SPI Data Register (SPIDATA)

This register holds the SPI Data. The Firmware writes this register for transmitting data to External SPI Module. The Firmware reads the register to get data received by external SPI module.

SPIDATA is located at address EBH and is RW addressable.



Figure 16-5 SPI Data Register (SPIDATA)





17 FRT

17.1 Overview

The S3F80QB microcontroller has a 24-bit timer called FRT. FRT can operate in the Stop Mode and be used to wake up from Stop Mode.

FRT has the following components:

- One control register, FRTCON (FCH, set 1, Bank 1, RW)
- Three 8-bit counter registers, FRTCNT0, FRTCNT1 and FRTCNT2 (from F8H to F6H, set 1, Bank 1, readonly)
- Three 8-bit reference data registers, FRTDAT0, FRTDAT1 and FRTDAT2 (from FBH and F9H, set 1, Bank1, RW)
- One 24-bit comparator

FRT uses the internal OSC as the clock source:

- Internal clock input from the internal OSC 15 kHz
- Internal OSC(IOSC) divided by 2, 4 or 16

FRT can be used in the normal, idle, and Stop Mode:

• To generate a FRT match interrupt (IRQ2, vector EEH) when the 24-bit FRT count value matches the 24-bit value written to the reference data registers.



17.1.1 FRT Match Interrupt

FRT can be used to generate a match interrupt (IRQ2, vector EEH) when the 24-bit counter value matches the value written to the FRT reference data registers, FRTDATn. When a match condition is detected by the 24-bit comparator, the match interrupt is generated, the counter value is cleared, and up counting resumes from "00H".

The application program can poll the FRT match interrupt pending bit, FRTCON.0, to detect when a FRT match interrupt pending condition exists (FRTCON.0 = "1"). When the interrupt request is acknowledged by the CPU and the service routine starts, the interrupt service routine for vector EEH must clear the interrupt pending condition by writing a "0" to FRTCON.0.



Figure 17-1 FRT Block Diagram

17.1.2 FRT Control Register (FRTCON)

The FRT control register, FRTCON, is located in set 1, FCH, Bank1 and is read/write addressable.

FRTCON contains control settings for the following FRT functions:

- FRT counter clear
- FRT match interrupt enable/disable
- FRT interrupt pending control (read for status, write to clear)

A reset operation clears FRTCON to "00H", and disables the FRT interrupts.



Figure 17-2 FRT Control Register (FRTCON)





Figure 17-3 FRT Registers (FRTCNT0 to FRTCNT2, FRTDAT0 to FRT2)



18 Electrical Data

18.1 Overview

In this section, S3F80QB electrical characteristics are presented in tables and graphs.

The information is arranged in the following order:

- Absolute Maximum Ratings
- D.C. Electrical Characteristics
- Characteristics of Low Voltage Detect Circuit
- Data Retention Supply Voltage in Stop Mode
- Typical Low-Side Driver (Sink) Characteristics
- Typical High-Side Driver (Source) Characteristics
- Stop Mode Release Timing When Initiated by an External Interrupt
- Stop Mode Release Timing When Initiated by a Reset
- Stop Mode Release Timing When Initiated by a LVD
- Input/Output Capacitance
- A.C. Electrical Characteristics
- Input Timing for External Interrupts
- Input Timing for Reset
- Oscillation Characteristics
- Oscillation Stabilization Time
- Operating Voltage Range
- A.C. Electrical Characteristics for Internal Flash ROM

18.2 Absolute Maximum Ratings

Table 18-1	Absolute	Maximum	Ratings
------------	----------	---------	---------

(T_A = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit	
Supply Voltage	V _{DD}	-	□–0.3 to + 3.8	V	
Input Voltage	V _{IN}	_	□–0.3 to V _{DD} + 0.3	V	
Output Voltage	Vo	All output pins	□–0.3 to V _{DD} + 0.3	V	
Output Current High	I _{ОН}	One I/O pin active	–18	- mA	
		All I/O pins active	-60		
Output Current Loui	I _{OL}	One I/O pin active	+ 30		
Output Current Low		All I/O pins active	+ 150	mA	
Operating Temperature	T _A	_	-25 to +85	°C	
Storage Temperature	T _{STG}	_	–65 to + 150	°C	

18.3 D.C. Electrical Characteristics

Table 18-2	D.C. Electrical Characteristics
------------	--

(T_A = -25 °C to +85 °C, V_{DD} = 1.60 V to 3.6 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating Voltage	V _{DD}	F _{OSC} = 4 MHz, 8 MHz	1.60	-	3.6	V
	V _{IH1}	All input pins except V_{IH2} and V_{IH3}	0.8 V _{DD}	-	V _{DD}	V
Input High Voltage	V _{IH2}	nRESET	$0.85 \ V_{DD}$	Ι	V_{DD}	-
, enage	V _{IH3}	X _{IN}	1.5	-	1.8	V
	V _{IL1}	All input pins except V_{IL2} and V_{IL3}	0	-	$0.2 V_{\text{DD}}$	V
Input Low Voltage	V _{IL2}	nRESET	_	_	$0.2 V_{DD}$	-
	V _{IL3}	X _{IN}	_	-	0.3	-
	V _{OH1}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -6 \text{ mA}$ Port 3.1 only	V _{DD} – 0.7			
Output High Voltage	V _{OH2}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -2.2 \text{ mA}$ P3.0 and P2.0–2.3	V _{DD} – 0.7	_	-	V
	V _{OH3}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -1 \text{ mA}$ Port0, Port 1, P2.4–2.7, P3.4–3.5 and Port 4	V _{DD} – 1.0			
	V _{OL1}	$V_{DD} = 1.70 \text{ V}, \text{ I}_{OL} = 8 \text{ mA}$ Port 3.1 only		0.4	0.5	
Output Low Voltage	V _{OL2}	$V_{DD} = 1.70 \text{ V}, I_{OL} = 5 \text{ mA}$ P3.0 and P2.0–2.3	_	0.4	0.5	V
Vonage	V _{OL3}	$V_{DD} = 1.70 \text{ V}, I_{OH} = -1 \text{ mA}$ Port0, Port 1, P2.4–2.7, P3.4–3.5 and Port 4		0.4	1.0	
Input High Leakage Current	I _{LIH1}	$V_{IN} = V_{DD}$ All input pins except I_{LIH2} and X_{OUT}	_	_	1	μA
Leakage Current	I _{LIH2}	$V_{IN} = V_{DD} = 1.8 V_{,} X_{IN}$			20	
Input Low Leakage Current	I _{LIL1}	$V_{IN} = 0 V$ All input pins except I _{LIL2} , P3.2, P3.3, nRESET and XOUT		-	-1	μΑ
-	I _{LIL2}	$V_{IN} = 0 V, X_{IN}$			-20	
Output High Leakage Current	I _{LOH}	$V_{OUT} = V_{DD}$ All output pins	_	_	1	μA
Output Low Leakage Current	I _{LOL}	V _{OUT} = 0 V All output pins	_	_	-1	μA
	R _{L1}	$V_{IN} = 0 V, V_{DD} = 2.35 V$ $T_A = 25 °C, Ports 0-4 except P3.2/P3.3$	44	67	95	kΩ
Pull-Up Resistors	R_{L2}	$V_{IN} = 0 V, V_{DD} = 2.35 V$ $T_A = 25 °C, nRESET$	150	500	1000	kΩ
	R_{L3}	V _{IN} = 0 V, V _{DD} = 2.35 V T _A = 25 °C, P3.2/P3.3	90	152	242	kΩ



Parameter	Symbol	Conditi	Min.	Тур.	Max.	Unit	
Feedback Resistor	R_{fd}	$V_{IN} = V_{DD}, V_{DD} = 1.80 V$ $T_A = 25 °C, X_{IN}$		250	400	600	kΩ
	IDD1	Operating Mode $^{(2)}$ V _{DD} = 3.0 V 8 MHz crystal		_	1	1.6	mA
Supply Current ⁽¹⁾	IDD2	Idle Mode V _{DD} = 3.0 V 8 MHz crystal		_	250	450	μΑ
		IDD3 Stop & FRT Mode (LVD OFF, Internal Ring OSC ON, FRT ON) V _{DD} = 3.0 V	T _A = 0 °C to +70 °C		0.5	3	μΑ
	IDD3		T _A = −25 °C to +85 °C			5.5	
		Stop Mode (LVD OFF, Internal	T _A = 0 °C to +70 °C			2.8	
	IDD4 Ring OSC OFF, FRT OFF) $V_{DD} = 3.0 V$	T _A = −25 °C to +85 °C	_	0.3	5.0	μA	

NOTE:

1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.

- 2. IDD1 include Flash operating current (Flash erase/write/read operation).
- 3. The adder by LVD on current in back-up mode is 18 μ A.

Conditions	Min.	Тур.	Max.	Unit
LVD on current in back-up mode V_{DD} = 1.60 V	_	18	35	μA

4. Back-up mode voltage is V_{DD} between LVD and POR.


18.4 A.C. Electrical Characteristics

Table 18-3 Input Width for External Interrupts and nRESET

 $(T_A = -25 \ ^{\circ}C \ to +85 \ ^{\circ}C)$

	,					
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Interrupt Input High, Low Width	t _{INTH} , t _{INTL}	P0.0–P0.7, P2.0–P2.7 V _{DD} = 3.6 V	200	300	Ι	ns
nRESET Input Low Width	t _{RSL}	Input $V_{DD} = 3.6 V$	1000	-	-	-



Figure 18-1Input Timing for External Interrupts (Port 0 and Port 2)



Figure 18-2 Input Timing for Reset (nRESET Pin)

$(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$						
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	f = 1 MHz	-	-	10	pF
Output Capacitance	C _{OUT}	$V_{DD} = 0 V$, unmeasured pins are	-	-	-	—
I/O Capacitance	C _{IO}	connected to V _{SS}	I	_	_	—





Figure 18-3 Operating Voltage Range of S3F80QB



18.5 Oscillation Characteristics

Table 18-5	Oscillation	Characteristics
	••••	•

(Т,	= -25	°C	to	+85	°C	
(I A	20		ιU	+05	0	

Oscillator	Clock Circuit	Conditions	Min.	Тур.	Max.	Unit
Crystal		CPU clock oscillation frequency	1	-	8	MHz
Ceramic		CPU clock oscillation frequency	1	_	8	MHz
External Clock	External Clock Open Pin XIN XOUT	X _{IN} input frequency	1	-	8	MHz

Table 18-6 Oscillation Stabilization Time

$(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C, \ V_{DD} = 1.8 \ V \ to \ 3.6 \ V)$

Oscillator	Test Condition	Min.	Тур.	Max.	Unit
Main crystal	f _{OSC} > 1 MHz	_	_	20	ms
Main ceramic	Oscillation stabilization occurs when the minimum oscillator voltage range is equal to 1.8 V.	-	-	10	ms
External clock (main system)	X_{IN} input High and Low width $(t_{\text{XH}},t_{\text{XL}})$	25	_	500	ns
Oscillator stabilization	t_{WAIT} when released by a reset $^{(1)}$	_	2 ¹⁶ /f _{OSC}	_	ms
wait time	$t_{\mbox{wAIT}}$ when released by an interrupt $^{(2)}$	_	_	_	ms

NOTE:

- 1. f_{OSC} is the oscillator frequency.
- 2. The duration of the oscillation stabilization time (t_{WAIT}) when it is released by an interrupt is determined by the setting in the basic timer control register, BTCON.



Table 18-7 Ring Oscillator Characteristics

(T_A = -25 °C to +85 °C, V_{DD} = 1.8 V to 3.6 V)

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
		Fraguanay	$T_A = 0 \circ C$ to +70 $\circ C$	10.5	15	19.5	kU-
		Frequency	$T_A = -25 \ ^\circ C \ to \ +85 \ ^\circ C$	7.5	15	22.5	kHz
Ring oscillator	fring	Duty cycle		40	-	60	%
King Oscillator	ning	Variation for mode change		Ι	_	1	%
		Current consumption		Ι	_	1	μA
		Start up time		-	_	500	μS

18.6 Peripheral functions characteristics

 Table 18-8
 Characteristics of Low Voltage Detect Circuit

 $(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Hysteresis Voltage of LVD (Slew Rate of LVD)	ΔV	-	-	100	200	mV
Low Level Detect Voltage for Back-Up Mode	LVD	_	1.60	1.65	1.70	V
	LVD_FLAG1	-	1.80	1.90	2.00	V
Low Level Detect Voltage	LVD_FLAG2	-	1.90	2.00	2.10	V
for Flag Indicator	LVD_FLAG3	_	2.00	2.10	2.20	V
	LVD_FLAG4	-	2.10	2.20	2.30	V

NOTE: The voltage gaps (LVD_GAPn (n = 1 to 4)) between LVD and LVD FLAGn (n = 1 to 4) have ± 80 mV distribution. LVD and LVD FLAGn (n = 1 to 4) are not overlapped. The variation of LVD FLAGn (n = 1 to 4) and LVD always is shifted in same direction. That is, if one chip has positive tolerance (e.g. + 50 mV) in LVD FLAG, LVD has positive tolerance.

Symbol	Min.	Тур.	Max.	Unit
LVD_GAP1	170	250	330	mV
LVD_GAP2	270	350	430	mV
LVD_GAP3	370	450	530	mV
LVD_GAP4	470	550	630	mV

Symbol	Min.	Тур.	Max.	Unit
GAP Between LVD_Flag1 and LVD_Flag2	50	100	150	mV
GAP Between LVD_Flag2 and LVD_Flag3	50	100	150	mV
GAP Between LVD_Flag3 and LVD_Flag4	50	100	150	mV

Table 18-9 LVD Enable Time

 $(T_A = -25 \circ C \text{ to } +85 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
		VDD = 1.4 V	_	_	50	μS
LVD enable time	tLVD	VDD = 3.0 V (simulation result)	_	-	45	μS

In Stop Mode, LVD turns off. When external interrupt occurs, LVD needs tLVD during max.50 μ s to wake up. If VDD is below VLVD after external interrupt, chip goes into back-up. Because tLVD time is not enough to start oscillation, chip is not operated to abnormal state.



Table 18-10 Power On Reset Circuit

 $(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power on reset (POR) Voltage	V_{POR}	-	0.8	1.1	1.4	V

Table 18-11 Falling and Rising Rate of Operating Voltage (R_{VF}, R_{VR})

 $(T_A = -25 \ ^{\circ}C \ to +85 \ ^{\circ}C)$

V _{DD} Slope	Min.	Тур.	Max.	Unit
R _{VF}	100	_	_	
R _{VR}	500	_	_	μs
Note: R_{VF} = falling; R_{VR} = rising.				









Figure 18-5 Stop Mode to Normal Mode Timing Diagram[2]

Table 18-12 SPI Interface Transmit/Receive Timing Constants

(T_A = -25 °C to +85 °C, V_{DD} = 1.8 V to 3.6 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
		SPI MOSI Master Output Delay	_	_	5.6	
		SPI MOSI Slave Input Setup Time	0.5	_	_	
SPI		SPI MOSI Slave Input Hold Time	0.5	-	_	
	M	SPI MISO Slave Output Delay Time	_	-	16	20
	V_{ESD}	SPI MISO Master Input Setup Time	0.5	-	_	ns
		SPI MISO Master Input Hold Time	0.5	_	_	
		SPI nSS Master Output Delay	_	_	Tspiclk+0.3	
			SPI nSS Slave Input Setup Time	_	_	Tspiclk+0.3



18.7 Internal memory characteristics

 Table 18-13
 Data Retention Supply Voltage in Stop Mode

 $(T_A = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data Retention Supply Voltage	V_{DDDR}	-	0.8	Ι	3.6	V
Data Retention Supply Current	I _{DDDR}	V _{DDDR} = 1.0 V Stop Mode	-	_	1	μΑ

NOTE: Data Retention Supply Current means that the minimum supplied current for data retention. When the battery voltage is not sufficient (i,e, the supply current is < 1 μ A), the data retention could be not be guaranteed.

Table 18-14	AC Electrical Characteristics for Internal Flash ROM

 $(T_A = -25 \circ C \text{ to } +85 \circ C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Flash Erase/Write/Read Voltage	Fewrv	V _{DD}	1.60	3.3	3.6	V
Programming Time ⁽¹⁾	Ftp		20	-	30	μS
Sector Erasing Time ⁽²⁾	Ftp1	_	4	_	12	ms
Chip Erasing Time ⁽³⁾	Ftp2		32	_	70	ms
Data Access Time	Ft _{RS}	$V_{DD} = 2.0 V$	-	250	-	ns
Number of Writing/Erasing	FNwe	-	10,000	_	-	Times
Data Retention	Ftdr	-	10	_	-	Years

NOTE:

1. The programming time is the time during which one byte (8-bit) is programmed.

2. The Sector erasing time is the time during which all 128 bytes of one sector block is erased.

3. In the case of S3F80QB, the chip erasing is available in Tool Program Mode only.

18.8 ESD characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Electrostatic Discharge		HBM	2000	-	_	V
	V_{ESD}	ММ	200	-	_	V
		CDM	500	-	-	V

NOTE: If on board programming is needed, it is recommended that add a 0.1 μF capacitor between TEST pin and VSS for better noise immunity; otherwise, connect TEST pin to VSS directly. It is recommended also that add a 0.1 μF capacitor between nRESET pin and VSS for better noise immunity.



19 Mechanical Data

19.1 Overview

The S3F80QB microcontroller is currently available in a 44-pin ELP (6×6 44LD 0.4 pitch) and 44-pin QFP package.





Figure 19-1 44-Pin ELP Package Dimension





Figure 19-2 44-Pin QFP Package Dimension



20 S3F80QB Flash MCU

20.1 Overview

ZILOG Embedded in Life An IXYS Company

The S3F80QB single-chip CMOS microcontroller is the Flash MCU. It has an on-chip Flash MCU ROM. The Flash ROM is accessed by serial data format.

NOTE: This chapter is about the Tool Program Mode of Flash MCU.

If you want to know the User Program Mode, refer to the Chapter 14 Embedded Flash Memory Interface.

20.2 Pin Assignments (44-Pin ELP and QFP Package)



Figure 20-1 Pin Assignment Diagram (44-Pin ELP and QFP Package)

Table 20-1	Descriptions of Pins Used to Read/Write/Erase the Flash in Tool Program Mode
------------	--

Normal Chip	During Programming					
Pin Name	Pin Name	Pin No.	I/O	Function		
P0.0	SDAT	30	I/O	Serial data pin. Output port when reading and input port when writing. SDAT (P0.0) can be assigned as an input or push-pull output port.		
P0.1	SCLK	31	I	Serial clock pin. Input only pin.		
TEST	TEST	9	Ι	Tool mode selection when TEST pin sets Logic value "1". If user uses the Flash writer tool mode (ex. spw2+ etc.), user should connect TEST pin to V_{DD} . (S3F80QB supplies high voltage 12.5 V by internal high voltage generation circuit.)		
nRESET	nRESET	12	I	Chip Initialization		
V _{DD} , V _{SS}	V_{DD}, V_{SS}	5, 6	—	Power supply pin for logic circuit. V_{DD} should be tied to + 3.3 V during programming.		

20.2.1 Test Pin Voltage

The TEST pin on socket board for OTP/MTP writer must be connected to V_{DD} (3.3 V). The TEST pin on socket board must not be connected V_{PP} (12.5 V) which is generated from OTP/MTP Writer. So the specific socket board for S3F80QB must be used, when writing or erasing using OTP/MTP writer.

20.2.2 Operating Mode Characteristics

When 3.3 V is supplied to the TEST pin of the S3F80QB, the Flash ROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in <u>Table</u> <u>20-2</u>.

V _{DD}	Test	REG/nMEM	Address (A15–A0)	RW	Mode
3.3 V	3.3 V	0	0000H	1	Flash ROM read
	3.3 V	0	0000H	0	Flash ROM program
	3.3 V	1	0E3FH	0	Flash ROM read protection

Table 20-2 Operating Mode Selection Criteria

NOTE: "0" means Low level; "1" means High level.



21 Development Tools

21.1 Overview

Zilog provides a powerful and easy-to-use development support system on a turnkey basis. This development support system is composed of a host system, debugging tools, and supporting software. Any standard computer running Windows 7 (32-/64-bit), Windows Vista (32-/64-bit), and Windows XP operating systems can be used as a host

A sophisticated debugging tool is provided both in hardware and software: the powerful in-circuit emulator, OPENice-i500 and SK-1200, for the S3C7-, S3C9- and S3C8- microcontroller families. Zilog also offers supporting software that includes, debugger, an assembler, and a program for setting options.

21.1.1 Target Boards

Target boards are available for all the S3C8/S3F8-series microcontrollers. All the required target system cables and adapters are included on the device-specific target board. TB80Q0 is a specific target board for the development of application systems using S3F80QB.

21.1.2 Programming Socket Adapter

When you program S3F80QB's Flash memory by using an emulator or OTP/MTP writer, you need a specific programming socket adapter for S3F80QB.







Figure 21-1 Development System Configuration



21.1.4 TB80Q0 Target Board

The TB80Q0 target board can be used for development of S3F80QB. But you should be careful to set the memory size to program internal Flash memory.

The TB80Q0 target board is operated as target CPU with Emulator (SK-1200, OPENice i-500)



Figure 21-2 TB80Q0 Target Board Configuration

NOTE:

- TB80Q0 should be supplied 3.3 V normally. So the power supply from Emulator should be set 3.3 V for the target board operation. If the power supply from Emulator is set to 5 V, you should activate 3.3 V regulator on the TB80Q0 by setting the related jumpers; (see <u>Table 21-1</u>)
- 2. The symbol "<" marks start point of jumper signals.



• Table 21-1 Setting of the Jumper in TB80Q0

JP#	Description	1-2 Connection	2-3 Connection	Default Setting
S1 (POWER_SELEC TION)	Target board power source	Use External VDD	Use Emulator VDD	Join 2-3
JP1 (IVC_POWER)	IVC power selection	Use 1.8V regulator	Use VDDMCU	Not connect
JP2	Operation Mode	H: Test-Mode	L: Main-Mode	Join 2-3
JP3	Target board mode selection	H: Main-Mode	L: EVA-Mode	Join 2-3
JP4	Clock source selection	When using the internation generated from Emulation and 5-6 pin. If user ward clock source like a cryst the jumper setting from Y1 to an external clock	Emulator 2-3 5-6	
JP5	ENIDLE signal connection	ENIDLE signal connec	Not connect	
JP6	ENSTOP signal connection	ENSTOP signal conne	ction	Not connect
JP7 (VDD_TO_USER)	Target System is supplied V _{DD}	Target Board supplied V _{DD} from user system	Target Board is not supplied V _{DD} from user system	ON setting
JP8, JP9	POWER connector	JP8: VCC JP9: GND		-
SW1	Smart option at address 3EH	Dip switch for smart op mapped address 3EH Refer to page 2-3.	Not connect	
SW2	Smart option at address 3FH	Dip switch for smart op mapped address 3FH Refer to page 2-3.	Not connect	
SW3	Generation low active reset signal to S3F80Q0 EVA- chip	Push switch	-	
JP_DIP6	SPGM_PORT	SPGM_PORT		_



nRESET LED

This LED is OFF when the Reset switch is ON.

IDLE LED

This is LED is ON when the evaluation chip (S3E80Q0) is in idle mode.

• STOP LED

This LED is ON when the evaluation chip (S3E80Q0) is in Stop Mode.











Figure 21-4 TB80Q0 Probe Adapter Cable



21.1.5 Third Parties for Development Tools

Zilog provides a complete line of development tools that support the S3 Family of Microcontrollers. With long experience in developing MCU systems, these third party firms are bonafide leaders in MCU development tool technology.

21.1.6 In-Circuit Emulators

- OPENice-i500/2000
- SK-1200 SmartKit

21.1.7 OTP/MTP Programmers

- GW-Uni2
- AS-Pro2
- Elnec programmers

To obtain the S3 Family development tools that will satisfy your S3F80QB development objectives, contact your local <u>Zilog Sales Office</u>, or visit Zilog's <u>Third Party Tools page</u> to review our list of third party tool suppliers.